 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
XCVU29P Datasheet(PDF) 49 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
XCVU29P Datasheet(HTML) 49 Page - Advanced Micro Devices |
|
|
49 / 68 page  Table 54: GTY Transceiver Protocol List (cont'd) Protocol Specification Serial Rate (Gb/s) Electrical Compliance 5.0G Ethernet IEEE 802.3bx (PAR) 5 Compliant 2.5G Ethernet IEEE 802.3bx (PAR) 2.5 Compliant HiGig, HiGig+, HiGig2 IEEE 802.3-2012 3.74, 6.6 Compliant QSGMII QSGMII v1.2 (Cisco System, ENG-46158) 5 Compliant OTU2 ITU G.8251 10.709225 Compliant OTU4 (OTL4.10) OIF-CEI-11G-SR 11.180997 Compliant OC-3/12/48/192 GR-253-CORE 0.1555–9.956 Compliant PCIe Gen1, 2, 3 PCI Express base 3.0 2.5, 5.0, and 8.0 Compliant SDI3 SMPTE 424M-2006 0.27–2.97 Compliant UHD-SDI3 SMPTE ST-2081 6G, SMPTE ST-2082 12G 6 and 12 Compliant Hybrid memory cube (HMC) HMC-15G-SR 10, 12.5, and 15.0 Compliant MoSys bandwidth engine CEI-11-SR and CEI-11-SR (overclocked) 10.3125, 15.5 Compliant CPRI CPRI_v_6_1_2014-07-01 0.6144–12.165 Compliant Passive optical network (PON) 10G-EPON, 1G-EPON, NG-PON2, XG-PON, and 2.5G-PON 0.155–10.3125 Compliant JESD204a/b OIF-CEI-6G, OIF-CEI-11G 3.125–12.5 Compliant Serial RapidIO RapidIO specification 3.1 1.25–10.3125 Compliant DisplayPort DP 1.2B CTS 1.62–5.4 Compliant3 Fibre channel FC-PI-4 1.0625–14.025 Compliant SATA Gen1, 2, 3 Serial ATA revision 3.0 specification 1.5, 3.0, and 6.0 Compliant SAS Gen1, 2, 3 T10/BSR INCITS 519 3.0, 6.0, and 12.0 Compliant SFI-5 OIF-SFI5-01.0 0.625 - 12.5 Compliant Aurora CEI-6G, CEI-11G-LR All rates Compliant Notes: 1. 25 dB loss at Nyquist without FEC. 2. The transition time of the transmitter is faster than the IEEE Std 802.3-2012 specification. 3. This protocol requires external circuitry to achieve compliance. GTM Transceiver Specifications The UltraScale Architecture and Product Data Sheet: Overview (DS890) lists the Virtex UltraScale+ FPGAs that include the GTM transceivers. GTM Transceiver DC Input and Output Levels Table 55 summarizes the DC specifications of the GTM transceivers in Virtex UltraScale+ FPGAs. Consult the Virtex UltraScale+ FPGAs GTM Transceivers User Guide (UG581) for further details. Table 55: GTM Transceiver DC Specifications Symbol DC Parameter Conditions Min Typ Max Units DVPPIN Differential peak-to-peak input voltage (external AC coupled) 150 – 1250 mV Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics DS923 (v1.10) April 26, 2019 www.xilinx.com Product Specification 49 Send Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
