Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MFRC522 Datasheet(PDF) 30 Page - NXP Semiconductors

Part # MFRC522
Description  Contactless Reader IC
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

MFRC522 Datasheet(HTML) 30 Page - NXP Semiconductors

Back Button MFRC522 Datasheet HTML 26Page - NXP Semiconductors MFRC522 Datasheet HTML 27Page - NXP Semiconductors MFRC522 Datasheet HTML 28Page - NXP Semiconductors MFRC522 Datasheet HTML 29Page - NXP Semiconductors MFRC522 Datasheet HTML 30Page - NXP Semiconductors MFRC522 Datasheet HTML 31Page - NXP Semiconductors MFRC522 Datasheet HTML 32Page - NXP Semiconductors MFRC522 Datasheet HTML 33Page - NXP Semiconductors MFRC522 Datasheet HTML 34Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 109 page
background image
112132
© NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 3.2 — 22 May 2007
30 of 109
NXP Semiconductors
MFRC522
Contactless Reader IC
9.2.2.9
RxThresholdReg
Selects thresholds for the bit decoder.
9.2.2.10
DemodReg
Defines demodulator settings.
Table 55:
RxThresholdReg register (address 18h); reset value: 84h
Bit
7
6
5
4
3
2
1
0
Symbol
MinLevel
-
CollLevel
Access
Rights
r/w
RFU
r/w
Table 56:
Description of RxThresholdReg bits
Bit
Symbol
Description
7 to 4
MinLevel
Defines the minimum signal strength at the decoder input that shall be
accepted. If the signal strength is below this level, it is not evaluated.
3
-
Reserved for future use.
2 to 0
CollLevel
Defines the minimum signal strength at the decoder input that has to be
reached by the weaker half-bit of the Manchester-coded signal to
generate a bit-collision relatively to the amplitude of the stronger half-bit.
Table 57:
DemodReg register (address 19h); reset value: 4Dh
Bit
7
6
5
4
3
2
1
0
Symbol
AddIQ
FixIQ
-
TauRcv
TauSync
Access
Rights
r/w
r/w
RFU
r/w
r/w
Table 58:
Description of DemodReg bits
Bit
Symbol
Description
7 to 6
AddIQ
Defines the use of I and Q channel during reception
Remark: FixIQ has to be set to logic 0 to enable the following settings.
Value
Description
00
Select the stronger channel
01
Select the stronger channel and freeze the selected during
communication
10
Reserved
11
Reserved
5
FixIQ
If set to logic 1 and the bits AddIQ are set to X0b, the reception is fixed to
I channel.
If set to logic 1 and the bits AddIQ are set to X1b, the reception is fixed to
Q channel.
4
-
Reserved for future use.
3 to 2
TauRcv
Changes the time constant of the internal PLL during data reception.
Remark: If set to 00b, the PLL is frozen during data reception.
1 to 0
TauSync
Changes the time constant of the internal PLL during burst.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com