 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
RIVA128ZX Datasheet(PDF) 64 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RIVA128ZX Datasheet(HTML) 64 Page - STMicroelectronics |
|
|
64 / 85 page  128-BIT 3D MULTIMEDIA ACCELERATOR RIVA128ZX 64/85 13 ELECTRICAL SPECIFICATIONS 13.1 ABSOLUTE MAXIMUM RATINGS1 NOTES 1 Stresses greater than those listed under ‘Absolute maximum ratings’ may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended pe- riods may affect reliability. 2 For 3V tolerant pins VDD = 3.3V ± 0.3V, for 5V tolerant pins (PCI, Video Port and Serial interfaces) VDD = 5V ± 0.5V 13.2 OPERATING CONDITIONS 13.3 DC SPECIFICATIONS Table 22. DC characteristics NOTES 1 Includes high impedance output leakage for all bi-directional buffers with tri-state outputs 2 VDD = max, GND ≤ VIN ≤ VDD Table 23. Parameters applying to PCI and AGP interface pins Symbol Parameter Min. Max. Units Notes VDD/AVDD DC supply voltage 3.6 V Voltage on input and output pins GND-1.0 VDD+0.5 V 2 TS Storage temperature (ambient) -55 125 °C TA Temperature under bias 0 85 °C Analog output current (per output) 45 mA DC digital output current (per output) 25 mA Symbol Parameter Min. Typ. Max. Units Notes TC Case temperature 120 °C Symbol Parameter Min. Typ. Max. Units Notes VDD Positive supply voltage 3.135 3.3 3.465 V IIN Input current (signal pins) ±10 µA1, 2 Power dissipation 3.7 W Symbol Parameter Min. Typ. Max. Units Notes CIN Input capacitance 5 10 pF 1 COUT Output load capacitance 5 50 pF 1 Parameters for 5V signaling environment only: VIH Input logic 1 voltage 2.0 5.75 V VIL Input logic 0 voltage -0.5 0.8 V VOH Output logic 1 level 2.4 V VOL Output logic 0 level 0.55 V IOH Output load current, logic 1 level -2 mA IOL Output load current, logic 0 level 3 or 6 mA 2 Parameters for 3.3V and AGP signaling environments only: VIH Input logic 1 voltage 0.475VDD VDD+0.5 V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
