RIVA128ZX datasheet(70/85 Pages) STMICROELECTRONICS

70 / 85 page

128-BIT 3D MULTIMEDIA ACCELERATOR

RIVA128ZX

70/85

Byte offsets 0x07 - 0x04

Device Status Register (0x07 - 0x06)

0x07

0x06

0x05

0x04

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

76543

210

Bits

Function

RW I

Reserved

R- 0

SERR_SIGNALLED is set whenever the RIVA128ZX asserts SERR#.

R W 0

RECEIVED_MASTER indicates that a master device’s transaction (except for

Special Cycle) was terminated with a master-abort. This bit is clearable (=1).

0=No abort

1=Master aborted

RW 0

RECEIVED_TARGET indicates that a master device’s transaction was termi-

nated with a target-abort. This bit is clearable (=1).

0=No abort

1=Master received target aborted

RW 0

Reserved

R- 0

26:25

The DEVSEL_TIMING bits indicate the timing of DEVSEL#. These bits indi-

cate the slowest time that the RIVA128ZX asserts DEVSEL# for any bus

command

except

Configuration

Read

and Configuration

Write. The

RIVA128ZX responds with medium DEVSEL# for VGA, memory and I/O

accesses. For accesses to the 16MByte memory ranges described by the

BARs, the chip responds with fast decode (no wait states).

00=fast

01=medium

R- 1

24:22

Reserved

R- 0

66MHZ indicates that the RIVA128ZX is capable of 66MHz operation. This bit

reflects the latched state of the 66MHz/33MHz strap option.

R- 1

CAP_LIST indicates that there is a linked list of registers containing informa-

tion about new capabilities not available within the original PCI configuration

structure. This bit indicates that the (byte) Capability Pointer Register located

at 0x34 points to the start of this linked list.

The value of CAP_LIST depends on the RIVA128ZX power-on reset configu-

ration Host Interface and ACPI Supported settings:

0 = Host Interface is PCI and ACPI not supported

1= Host interface is AGP or ACPI supported

R- X

19:16

Reserved

R- 0

RIVA128ZX Datasheet(PDF) 70 Page - STMicroelectronics

RIVA128ZX Datasheet(HTML) 70 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL