RIVA128ZX datasheet(37/85 Pages) STMICROELECTRONICS

37 / 85 page

128-BIT 3D MULTIMEDIA ACCELERATOR

RIVA128ZX

37/85

6.4

LAYOUT OF FRAMEBUFFER CLOCK SIGNALS

Separate clock signals FBCLK0 and FBCLK1 are provided for each bank of memory to give reduced

clock skew and loading. Additionally there is a clock feedback loop between FBCLK2 and FBCLKFB.

It is recommended that long traces are used without tunable components. If the layout includes provision

for expansion to 8MBytes, the clock path to the 4MByte parts should be at the end of the trace, and the

clock path to the 8MByte expansion located between the RIVA128ZX and the 4MByte parts as shown in

Figure 32. FBCLK2 and FBCLKFB should be shorted together as close to the package as possible.

Figure 32.

Recommended memory clock layout

6.5

FRAMEBUFFER INTERFACE TIMING SPECIFICATION

Figure 33.

SDRAM/SGRAM I/O timing diagram

Table 10.

SDRAM/SGRAM I/O timing parameters

Symbol

Parameter

Min.

Max.

Unit

Notes

-10

-12

-10

-12

tCK

CLK period

tCH

CLK high time

3.5

4.5

tCL

CLK low time

3.5

4.5

tAS

Address setup time

tAH

Address hold time

tDS

Write data setup time

RIVA128ZX

512K

x32

512K

x32

512K

x32

512K

x32

Bank 1

Bank 0

Expansion

to 8MBytes

FBCLK0

FBCLK1

FBCLK2

FBCLKFB

tCH

tCK

tCL

tAS,tDS

tAH,tDH

tLZ

tAC

tOH

FBCLKx

FBA[10:0], FBD[63:0]

FBD[63:0]

RIVA128ZX Datasheet(PDF) 37 Page - STMicroelectronics

RIVA128ZX Datasheet(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

Datasheet Download

Link URL