 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
OMAP3530-HiRel Datasheet(PDF) 32 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
OMAP3530-HiRel Datasheet(HTML) 32 Page - Texas Instruments |
|
|
32 / 239 page  OMAP3525-HiRel and OMAP3530-HiRel Applications Processors SPRS599 – JUNE 2009 www.ti.com Table 2-2. Ball Characteristics (CBC Pkg.) (continued) BALL BALL PIN MODE TYPE BALL BALL RESET POWER HYS BUFFER PULLUP IO BOTTOM TOP NAME [5] [6] RESET RESET REL. [10] [11] STRENG /DOWN CELL [1] [2] [4] STATE REL. MODE TH TYPE [14] [7] STATE [9] (mA) [13] [8] [12] - G21 sdrc_d31 0 IO L Z 0 vdds_io Yes 4 (1) PU100/ LVDS/ PD100 CMOS - H1 sdrc_dm0 0 O 0 0 0 vdds_io No 4 (1) NA LVDS/ CMOS - A14 sdrc_dm1 0 O 0 0 0 vdds_io No 4 (1) NA LVDS/ CMOS - A4 sdrc_dm2 0 O 0 0 0 vdds_io No 4 (1) NA LVDS/ CMOS - A18 sdrc_dm3 0 O 0 0 0 vdds_io No 4 (1) NA LVDS/ CMOS - C2 sdrc_dqs0 0 IO L Z 0 vdds_io Yes 4 (1) PU100/ LVDS/ PD100 CMOS - B15 sdrc_dqs1 0 IO L Z 0 vdds_io Yes 4 (1) PU100/ LVDS/ PD100 CMOS - B8 sdrc_dqs2 0 IO L Z 0 vdds_io Yes 4 (1) PU100/ LVDS/ PD100 CMOS - A19 sdrc_dqs3 0 IO L Z 0 vdds_io Yes 4 (1) PU100/ LVDS/ PD100 CMOS - U20 sdrc_ncas 0 O 1 1 0 vdds_io No 4 (1) NA LVDS/ CMOS - B13 sdrc_nclk 0 O 1 1 0 vdds_io No 4 (1) NA LVDS/ CMOS - T21 sdrc_ncs0 0 O 1 1 0 vdds_io No 4 (1) NA LVDS/ CMOS - T20 sdrc_ncs1 0 O 1 1 0 vdds_io No 4 (1) NA LVDS/ CMOS - V21 sdrc_nras 0 O 1 1 0 vdds_io No 4 (1) NA LVDS/ CMOS - Y18 sdrc_nwe 0 O 1 1 0 vdds_io No 4 (1) NA LVDS/ CMOS AE21 - dss_data0 0 IO L L 7 - No 4 PU100/ LVDS/ PD100 CMOS - 1 ODS uart1_cts 2 I gpio_70 4 IO safe_mode 7 - AE22 - dss_data1 0 IO L L 7 - No 4 PU100/ LVDS/ PD100 CMOS - 1 ODS uart1_rts 2 O gpio_71 4 IO safe_mode 7 - AE23 - dss_data2 0 IO L L 7 - No 4 PU100/ LVDS/ PD100 CMOS - 1 ODS gpio_72 4 IO safe_mode 7 - AE24 - dss_data3 0 IO L L 7 - No 4 PU100/ LVDS/ PD100 CMOS - 1 ODS gpio_73 4 IO safe_mode 7 - AD23 - dss_data4 0 IO L L 7 - No 4 PU100/ LVDS/ PD100 CMOS - 1 ODS uart3_rx_irrx 2 I gpio_74 4 IO safe_mode 7 - AD24 - dss_data5 0 IO L L 7 - No 4 PU100/ LVDS/ PD100 CMOS - 1 ODS uart3_tx_irtx 2 O gpio_75 4 IO safe_mode 7 - TERMINAL DESCRIPTION 32 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
