| Electronic Components Datasheet Search |
|
OR3LP26B Datasheet(PDF) 44 Page - Agere Systems |
|
|
|||||||||||||||||||||||||||||
OR3LP26B Datasheet(HTML) 44 Page - Agere Systems |
|
44 / 184 page ![]() ORCA OR3LP26B FPSC Data Sheet Embedded Master/Target PCI Interface March 2000 44 Lucent Technologies Inc. Lucent Technologies Inc. PCI Bus Core Detailed Description Dual Port (continued) Master Read, Nonburst Transaction Figure 6 (FPGA bus) and Figure 7 (PCI bus) show the timing of a single Quadword Master read. In Figure 6, the transaction is initiated by the FPGA application asserting Master address enable (maenn), while providing the command, burst length, and lower DWORD address on bus datafmfpga. On the next clock, the FPGA application provides the upper DWORD address and asserts mwlastcycn. On the third cycle, both maenn and mwlastcycn are deasserted. PCI bus activity now begins as shown in Figure 7. Once data is transferred on the PCI bus and mr_emptyn is deasserted high, the FPGA application asserts mrdataenn and one Quadword of data is trans- ferred on bus datatofpga. 5-8833(F).a Figure 6. Master Read Single (FPGA Bus, Dual-Port, Specified Burst Length, 64-Bit Address) T0 T1 T2 T3 T4 TN TN+1 TN+2 TN+3 X 0 1 4 4 0 X CMD X X X BRST ADRS X X X X DATA fclk ma_fulln mstatecntr mcmd datatofpga maenn mrdataenn mrlastcycn mr_emptyn datafmfpga mwlastcycn mr_aemptyn |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |