Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PM0056 Datasheet(PDF) 134 Page - STMicroelectronics

Part # PM0056
Description  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0056 Datasheet(HTML) 134 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 130Page - STMicroelectronics PM0056 Datasheet HTML 131Page - STMicroelectronics PM0056 Datasheet HTML 132Page - STMicroelectronics PM0056 Datasheet HTML 133Page - STMicroelectronics PM0056 Datasheet HTML 134Page - STMicroelectronics PM0056 Datasheet HTML 135Page - STMicroelectronics PM0056 Datasheet HTML 136Page - STMicroelectronics PM0056 Datasheet HTML 137Page - STMicroelectronics PM0056 Datasheet HTML 138Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 156 page
background image
Core peripherals
PM0056
134/156
DocID15491 Rev 5
4.4.5
Application interrupt and reset control register (SCB_AIRCR)
Address offset: 0x0C
Reset value: 0xFA05 0000
Required privilege: Privileged
The AIRCR provides priority grouping control for the exception model, endian status for data
accesses, and reset control of the system.
To write to this register, you must write 0x5FA to the VECTKEY field, otherwise the
processor ignores the write.
Bits 31:30
Reserved, must be kept cleared
Bits 29:9
TBLOFF[29:9]: Vector table base offset field.
It contains bits [29:9] of the offset of the table base from memory address 0x00000000. When
setting TBLOFF, you must align the offset to the number of exception entries in the vector
table. The minimum alignment is 128 words. Table alignment requirements mean that bits[8:0]
of the table offset are always zero.
Bit 29 determines whether the vector table is in the code or SRAM memory region.
0: Code
1: SRAM
Note: Bit 29 is sometimes called the TBLBASE bit.
Bits 8:0
Reserved, must be kept cleared
31
3029
28
27
26
25
24
23
22
21
20
19
18
17
16
VECTKEYSTAT[15:0](read)/ VECTKEY[15:0](write)
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
15
14
13
12
11
10
9
8
76
54
3
21
0
ENDIA
NESS
Reserved
PRIGROUP
Reserved
SYS
RESET
REQ
VECT
CLR
ACTIVE
VECT
RESET
rrw
rw
rw
w
w
w
Bits 31:16
VECTKEYSTAT[15:0]/ VECTKEY[15:0] Register key
Reads as 0xFA05
On writes, write 0x5FA to VECTKEY, otherwise the write is ignored.
Bit 15
ENDIANESS Data endianness bit
Reads as 0.
0: Little-endian
Bits 14:11
Reserved, must be kept cleared
Bits 10:8
PRIGROUP[2:0]: Interrupt priority grouping field
This field determines the split of group priority from subpriority, see Binary point on page 135.
Bits 7:3
Reserved, must be kept cleared



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com