COP8CCR9IMT7SLASHNOPB datasheet(27/111 Pages) TI1

27 / 111 page

COP8CBR9, COP8CCR9, COP8CDR9

www.ti.com

SNOS535I – OCTOBER 2000 – REVISED MARCH 2013

SP (Stack Pointer):

Initialized to RAM address 06F Hex

B and X Pointers:

UNAFFECTED after RESET with power already applied

RANDOM after RESET at power-on

S Register: CLEARED

RAM:

UNAFFECTED after RESET with power already applied

RANDOM after RESET at power-on

USART:

PSR, ENU, ENUR, ENUI: Cleared except the TBMT bit

which is set to one.

ANALOG TO DIGITAL CONVERTER:

ENAD: CLEARED

ADRSTH: RANDOM

ADRSTL: RANDOM

ISP CONTROL:

ISPADLO: CLEARED

ISPADHI: CLEARED

PGMTIM: PRESET TO VALUE FOR 10 MHz CKI

WATCHDOG (if enabled):

The device comes out of reset with both the WATCHDOG logic and the Clock Monitor

detector armed, with the WATCHDOG service window bits set and the Clock Monitor bit set.

The WATCHDOG and Clock Monitor circuits are inhibited during reset. The WATCHDOG

service window bits being initialized high default to the maximum WATCHDOG service

window of 64k T0 clock cycles. The Clock Monitor bit being initialized high will cause a Clock

Monitor error following reset if the clock has not reached the minimum specified frequency at

the termination of reset. A Clock Monitor error will cause an active low error output on pin

G1. This error output will continue until 16–32 T0 clock cycles following the clock frequency

reaching the minimum specified value, at which time the G1 output will go high.

5.7.1

External Reset

The RESET input when pulled low initializes the device. The RESET pin must be held low for a minimum

of one instruction cycle to ensure a valid reset. During Power-Up initialization, the user must ensure that

the RESET pin of a device without the Brownout Reset feature is held low until the device is within the

specified VCC voltage. Any rising edge on the RESET pin while VCC is below the specified operating range

may cause unpredictable results. An R/C circuit on the RESET pin with a delay 5 times (5x) greater than

the power supply rise time is recommended. Reset should also be wide enough to ensure crystal start-up

upon Power-Up.

RESET may also be used to cause an exit from the HALT mode.

A recommended reset circuit for this device is shown in Figure 5-3.

Functional Description

Submit Documentation Feedback

Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9

COP8CCR9IMT7/NOPB Datasheet(PDF) 27 Page - Texas Instruments

COP8CCR9IMT7/NOPB Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL