COP8CCR9IMT7SLASHNOPB datasheet(42/111 Pages) TI1

42 / 111 page

COP8CBR9, COP8CCR9, COP8CDR9

SNOS535I – OCTOBER 2000 – REVISED MARCH 2013

www.ti.com

Table 5-12. Typical Flash Memory Endurance

Low End of Operating Temp Range

Erase Time

−40°C

−20°C

0°C

25°C

>25°C

1 ms

60k

100k

2 ms

60k

100k

3 ms

60k

100k

4 ms

60k

100k

5 ms

70k

100k

6 ms

80k

100k

7 ms

90k

100k

8 ms

100k

5.11 Timers

The device contains a very versatile set of timers (T0, T1, T2 and T3). Timers T1, T2 and T3 and

associated autoreload/capture registers power up containing random data.

5.11.1 TIMER T0 (IDLE TIMER)

The device supports applications that require maintaining real time and low power with the IDLE mode.

This IDLE mode support is furnished by the IDLE Timer T0, which is a 16-bit timer. The user cannot read

or write to the IDLE Timer T0, which is a count down timer.

As described in Power Saving Features, the clock to the IDLE Timer depends on which mode the device

is in. If the device is in High Speed mode, the clock to the IDLE Timer is the instruction cycle clock (one-

fifth of the CKI frequency). If the device is in Dual Clock mode or Low Speed mode, the clock to the IDLE

Timer is the 32 kHz clock. For the remainder of this section, the term “selected clock” will refer to the clock

selected by the Power Save mode of the device. During Dual Clock and Low Speed modes, the divide by

10 that creates the instruction cycle clock is disabled, to minimize power consumption.

In addition to its time base function, the Timer T0 supports the following functions:

•

Exit out of the Idle Mode (See Idle Mode description)

•

WATCHDOG logic (See WATCHDOG description)

•

Start up delay out of the HALT mode

•

Start up delay from BOR

Figure 5-9 is a functional block diagram showing the structure of the IDLE Timer and its associated

interrupt logic.

Bits 11 through 15 of the ITMR register can be selected for triggering the IDLE Timer interrupt. Each time

the selected bit underflows (every 4k, 8k, 16k, 32k or 64k selected clocks), the IDLE Timer interrupt

pending bit T0PND is set, thus generating an interrupt (if enabled), and bit 6 of the Port G data register is

reset, thus causing an exit from the IDLE mode if the device is in that mode.

In order for an interrupt to be generated, the IDLE Timer interrupt enable bit T0EN must be set, and the

GIE (Global Interrupt Enable) bit must also be set. The T0PND flag and T0EN bit are bits 5 and 4 of the

ICNTRL register, respectively. The interrupt can be used for any purpose. Typically, it is used to perform a

task upon exit from the IDLE mode. For more information on the IDLE mode, refer to Power Saving

Features.

The Idle Timer period is selected by bits 0–2 of the ITMR register Bit 3 of the ITMR Register is reserved

and should not be used as a software flag. Bits 4 through 7 of the ITMR Register are used by the dual

clock and are described in Power Saving Features.

Functional Description

Submit Documentation Feedback

Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9

COP8CCR9IMT7/NOPB Datasheet(PDF) 42 Page - Texas Instruments

COP8CCR9IMT7/NOPB Datasheet(HTML) 42 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL