COP8CCR9IMT7SLASHNOPB datasheet(43/111 Pages) TI1

43 / 111 page

COP8CBR9, COP8CCR9, COP8CDR9

www.ti.com

SNOS535I – OCTOBER 2000 – REVISED MARCH 2013

Figure 5-9. Functional Block Diagram for Idle Timer T0

Table 5-13. Idle Timer Window Length

Idle Timer Period

ITSEL2

ITSEL1

ITSEL0

High Speed

Dual Clock or

Mode

Low Speed Mode

4,096 inst. cycles

0.125 seconds

8,192 inst. cycles

0.25 seconds

16,384 inst. cycles

0.5 seconds

32,768 inst. cycles

1 second

65,536 inst. cycles

2 seconds

Reserved - Undefined

The ITSEL bits of the ITMR register are cleared on Reset and the Idle Timer period is reset to 4,096

instruction cycles.

5.11.1.1 ITMR Register

CCK

LSON

HSON

DCEN

RSVD

ITSEL2

ITSEL1

ITSEL0

SEL

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bits 7–4:

Described in Power Saving Features.

NOTE

Documentation for previous COP8 devices, which included the Programmable Idle Timer,

recommended the user write zero to the high order bits of the ITMR Register. If existing

programs are updated to use this device, writing zero to these bits will cause the device to

reset (see Power Saving Features).

RSVD: This bit is reserved and must be set to 0.

ITSEL2:0: Selects the Idle Timer period as described in Table 5-13, Idle Timer Window Length.

Functional Description

Submit Documentation Feedback

Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9

COP8CCR9IMT7/NOPB Datasheet(PDF) 43 Page - Texas Instruments

COP8CCR9IMT7/NOPB Datasheet(HTML) 43 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL