COP8CCR9IMT7SLASHNOPB datasheet(88/111 Pages) TI1

88 / 111 page

COP8CBR9, COP8CCR9, COP8CDR9

SNOS535I – OCTOBER 2000 – REVISED MARCH 2013

www.ti.com

5.18 Memory Map

All RAM, ports and registers (except A and PC) are mapped into data memory address space.

Address

Contents(1)

S/ADD REG

0000 to 006F

On-Chip RAM bytes (112 bytes)

0070 to 007F

Unused RAM Address Space (Reads As All Ones)

xx80 to xx90

Unused RAM Address Space (Reads Undefined Data)

xx90

Port E Data Register

xx91

Port E Configuration Register

xx92

Port E Input Pins (Read Only)

xx93

Reserved for Port E

xx94

Port F Data Register

xx95

Port F Configuration Register

xx96

Port F Input Pins (Read Only)

xx97

Reserved for Port F

xx98 to xx9F

Reserved

xxA0

Port A Data Register

xxA1

Port A Configuration Register

xxA2

Port A Input Pins (Read Only)

xxA3

Reserved for Port A

xxA4

Port B Data Register

xxA5

Port B Configuration Register

xxA6

Port B Input Pins (Read Only)

xxA7

Reserved for Port B

xxA8

ISP Address Register Low Byte (ISPADLO)

xxA9

ISP Address Register High Byte (ISPADHI)

xxAA

ISP Read Data Register (ISPRD)

xxAB

ISP Write Data Register (ISPWR)

xxAC

Reserved

xxAD

Reserved

xxAE

Reserved

xxAF

High Speed Timers Control Register (HSTCR)

xxB0

Timer T3 Lower Byte

xxB1

Timer T3 Upper Byte

xxB2

Timer T3 Autoload Register T3RA Lower Byte

xxB3

Timer T3 Autoload Register T3RA Upper Byte

xxB4

Timer T3 Autoload Register T3RB Lower Byte

xxB5

Timer T3 Autoload Register T3RB Upper Byte

xxB6

Timer T3 Control Register

xxB7

Reserved

xxB8

USART Transmit Buffer (TBUF)

xxB9

USART Receive Buffer (RBUF)

xxBA

USART Control and Status Register (ENU)

xxBB

USART Receive Control and Status Register (ENUR)

xxBC

USART Interrupt and Clock Source Register (ENUI)

xxBD

USART Baud Register (BAUD)

xxBE

USART Prescale Select Register (PSR)

(1)

Reading memory locations 0070H–007FH (Segment 0) will return all ones. Reading unused memory

locations 0080H–0093H (Segment 0) will return undefined data. Reading memory locations from other

Segments (i.e., Segment 8, Segment 9, … etc.) will return undefined data.

Functional Description

Submit Documentation Feedback

Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9

COP8CCR9IMT7/NOPB Datasheet(PDF) 88 Page - Texas Instruments

COP8CCR9IMT7/NOPB Datasheet(HTML) 88 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL