Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

DS2196 Datasheet(PDF) 43 Page - Dallas Semiconductor

Part # DS2196
Description  T1 Dual Framer LIU
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS2196 Datasheet(HTML) 43 Page - Dallas Semiconductor

Back Button DS2196 Datasheet HTML 39Page - Dallas Semiconductor DS2196 Datasheet HTML 40Page - Dallas Semiconductor DS2196 Datasheet HTML 41Page - Dallas Semiconductor DS2196 Datasheet HTML 42Page - Dallas Semiconductor DS2196 Datasheet HTML 43Page - Dallas Semiconductor DS2196 Datasheet HTML 44Page - Dallas Semiconductor DS2196 Datasheet HTML 45Page - Dallas Semiconductor DS2196 Datasheet HTML 46Page - Dallas Semiconductor DS2196 Datasheet HTML 47Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 157 page
background image
DS2196
43 of 157
CCR3B: COMMON CONTROL REGISTER 3 FRAMER B (Address = D0 Hex)
(MSB)
(LSB)
–
TCLKSRC
RLOS
RSMS
FBCT2
ECUS
TLOOP
FBCT1
SYMBOL
POSITION
NAME AND DESCRIPTION
–
CCR3B.7
Not Assigned. Should be set to 0 when written to.
TCLKSRC
CCR3B.6
Transmit Clock Source Select. This function allows the user
to internally select MCLK as the clock source for the transmit
side formatter.
0 = TCLK supplied by LOTC mux (see TCR1B.7)
1 = use MCLK for TCLK
RLOSF
CCR3B.5
Function of the RLOSB/LOTCB Output.
0 = Receive Loss of Sync (RLOS)
1 = Loss of Transmit Clock (LOTC)
RSMS
CCR3B.4
RMSYNC Multiframe Skip Control. Useful in framing
format conversions from D4 to ESF.
0 = RMSYNCB will output a pulse at every multiframe
1 = RMSYNCB will output a pulse at every other multiframe
FBCT2
CCR3B.3
F Bit Corruption Type 2. Setting this bit high enables the
corruption of one Ft (D4 framing mode) or FPS (ESF framing
mode) bit in every 128 Ft or FPS bits as long as the bit remains
set.
ECUS
CCR3B.2
Error Counter Update Select. Selects the update rate of the
error counters and the period of the One Second Timer
(SR2B.5). See Sections 7 & 8 for details.
0 = update error counters once a second
1 = update error counters every 42 ms (333 frames)
TLOOP
CCR3B.1
Transmit Loop Code Enable. See Section 12 for details.
0 = transmit data normally
1 = replace normal transmitted data with repeating code as
defined in TCD register
FBCT1
CCR3B.0
F Bit Corruption Type 1. A low to high transition of this bit
causes the next three consecutive Ft (D4 framing mode) or FPS
(ESF framing mode) bits to be corrupted causing the remote
end to experience a loss of synchronization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com