 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LP87322E/F Datasheet(PDF) 19 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP87322E/F Datasheet(HTML) 19 Page - Texas Instruments |
|
|
19 / 75 page  24MHz RC Oscillator CLKIN Divider ´(;7_CLK_ )5(4´ PLL Divider 24 CLKIN Detector Clock Select Logic Internal 24MHz clock 1MHz 1MHz ´(1_3//´ 24MHz 19 LP87322B-Q1, LP87322D-Q1, LP87322E-Q1, LP87322F-Q1 www.ti.com SNVSAC5 – SEPTEMBER 2017 Product Folder Links: LP87322B-Q1 LP87322D-Q1 LP87322E-Q1 LP87322F-Q1 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated Feature Description (continued) Figure 8. Clock and PLL Module Table 2. PLL Operation DEVICE OPERATION MODE EN_PLL PLL AND CLOCK DETECTOR STATE INTERRUPT FOR EXTERNAL CLOCK CLOCK STANDBY 0 Disabled No Internal RC ACTIVE 0 Disabled No Internal RC STANDBY 1 Enabled When external clock appears or disappears Automatic change to external clock when available ACTIVE 1 Enabled When external clock appears or disappears Automatic change to external clock when available 8.3.3 Low-Dropout Linear Regulators (LDOs) The LP87322B/D/E/F-Q1 device includes two identical linear regulators, LDO0 and LDO1, targeting analog loads with low noise requirements. The LDO regulators deliver 0.8-V to 3.3-V regulated voltage rails from a 2.5-V to 5.5-V input voltage. Both regulators have dedicated inputs which can be higher or lower than the device system voltage V(VANA) to minimize the power dissipation. 8.3.4 Power-Up The power-up sequence for the LP87322B/D/E/F-Q1 is as follows: • VANA (and VIN_Bx) reach minimum recommended levels (VVANA > VANAUVLO). This initiates power-on-reset (POR), OTP reading, and enables the system I/O interface. The I2C host should allow at least 1.2 ms before writing or reading data to the LP87322B/D/E/F-Q1. • Device enters standby mode. • The host can change the default register setting by I2C if needed. • The regulators can be enabled/disabled and the GPO signals can be controlled by EN pin and by I2C interface. Transitions between the operating modes are shown in Modes of Operation. 8.3.5 Regulator Control 8.3.5.1 Enabling and Disabling Regulators The regulators can be enabled when the device is in STANDBY or ACTIVE state. There are two ways for enable and disable the buck regulators: • Using BUCKx_EN bit in BUCKx_CTRL_1 register (BUCKx_EN_PIN_CTRL bit is 0 in BUCKx_CTRL_1 register) • Using EN control pin (BUCKx_EN bit is 1 AND BUCKx_EN_PIN_CTRL bit is 1) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
