 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LP87322E/F Datasheet(PDF) 38 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP87322E/F Datasheet(HTML) 38 Page - Texas Instruments |
|
|
38 / 75 page  38 LP87322B-Q1, LP87322D-Q1, LP87322E-Q1, LP87322F-Q1 SNVSAC5 – SEPTEMBER 2017 www.ti.com Product Folder Links: LP87322B-Q1 LP87322D-Q1 LP87322E-Q1 LP87322F-Q1 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated 8.6 Register Maps 8.6.1 Register Descriptions The LP87322B/D/E/F-Q1 is controlled by a set of registers through the I2C-compatible interface. The device registers, their addresses and their abbreviations are listed in Table 7. A more detailed description is given in the DEV_REV to I_LOAD_1 sections. The asterisk (*) marking indicates register bits which are updated from OTP memory during READ OTP state. NOTE This register map describes the default values for a device with orderable code of LP87322B/D/E/FRHDRQ1. For other device versions the default values read from OTP memory can be different. Table 7. Summary of LP87322B/D/E/F-Q1 Control Registers Addr Register Read / Write D7 D6 D5 D4 D3 D2 D1 D0 0x00 DEV_REV R DEVICE_ID[1:0] Reserved 0x01 OTP_REV R OTP_ID[7:0] 0x02 BUCK0_ CTRL_1 R/W Reserved BUCK0_FP WM BUCK0_RDI S_EN BUCK0_ EN_PIN_CT RL BUCK0_EN 0x03 BUCK0_ CTRL_2 R/W Reserved BUCK0_ILIM[2:0] BUCK0_SLEW_RATE[2:0] 0x04 BUCK1_ CTRL_1 R/W Reserved BUCK1_FP WM BUCK1_RDI S_EN BUCK1_ EN_PIN_CT RL BUCK1_EN 0x05 BUCK1_ CTRL_2 R/W Reserved BUCK1_ILIM[2:0] BUCK1_SLEW_RATE[2:0] 0x06 BUCK0_ VOUT R/W BUCK0_VSET[7:0] 0x07 BUCK1_ VOUT R/W BUCK1_VSET[7:0] 0x08 LDO0_ CTRL R/W Reserved LDO0_RDIS _EN LDO0_ EN_PIN_CT RL LDO0_EN 0x09 LDO1_ CTRL R/W Reserved LDO1_RDIS _EN LDO1_ EN_PIN_CT RL LDO1_EN 0x0A LDO0_ VOUT R/W Reserved LDO0_VSET[4:0] 0x0B LDO1_ VOUT R/W Reserved LDO1_VSET[4:0] 0x0C BUCK0_ DELAY R/W BUCK0_SHUTDOWN_DELAY[3:0] BUCK0_STARTUP_DELAY[3:0] 0x0D BUCK1_ DELAY R/W BUCK1_SHUTDOWN_DELAY[3:0] BUCK1_STARTUP_DELAY[3:0] 0x0E LDO0_ DELAY R/W LDO0_SHUTDOWN_DELAY[3:0] LDO0_STARTUP_DELAY[3:0] 0x0F LDO1_ DELAY R/W LDO1_SHUTDOWN_DELAY[3:0] LDO1_STARTUP_DELAY[3:0] 0x10 GPO_ DELAY R/W GPO_SHUTDOWN_DELAY[3:0] GPO_STARTUP_DELAY[3:0] 0x11 GPO2_ DELAY R/W GPO2_SHUTDOWN_DELAY[3:0] GPO2_STARTUP_DELAY[3:0] 0x12 GPO_ CTRL R/W Reserved GPO2_OD GPO2_ EN_PIN_CT RL GPO2_EN Reserved GPO_OD GPO_ EN_PIN_CT RL GPO_EN 0x13 CONFIG R/W Reserved STARTUP_ DELAY_SE L SHUTDOW N_DELAY_ SEL CLKIN_PIN _SEL CLKIN_PD EN_PD TDIE _WARN _LEVEL EN_ SPREAD _SPEC 0x14 PLL_CTRL R/W Reserved EN_PLL Reserved EXT_CLK_FREQ[4:0] |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
