Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADF5902 Datasheet(PDF) 32 Page - Analog Devices

Part # ADF5902
Description  24 GHz, ISM Band, Multichannel FMCW Radar Transmitter
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF5902 Datasheet(HTML) 32 Page - Analog Devices

Back Button ADF5902 Datasheet HTML 28Page - Analog Devices ADF5902 Datasheet HTML 29Page - Analog Devices ADF5902 Datasheet HTML 30Page - Analog Devices ADF5902 Datasheet HTML 31Page - Analog Devices ADF5902 Datasheet HTML 32Page - Analog Devices ADF5902 Datasheet HTML 33Page - Analog Devices ADF5902 Datasheet HTML 34Page - Analog Devices ADF5902 Datasheet HTML 35Page - Analog Devices ADF5902 Datasheet HTML 36Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 39 page
background image
ADF5902
Data Sheet
Rev. 0 | Page 32 of 39
RECALIBRATION SEQUENCE
The ADF5902 can be recalibrated after the initialization sequence
is complete and the device is powered up. The recalibration
sequence must be run for every 10°C temperature change. The
temperature can be monitored using the temperature sensor
(see the Temperature Sensor section).
Table 8. Recalibration Sequence
Step Number from
Initialization Sequence
Register
Hexadecimal Code
Description
R0
0x800FE500
Turn Tx1 off, Tx2 off and LO off
6
R9
0x2A20B929
Reserved
9
R7
0x01800827
PFD = 50 MHz, CLK1 = 2048
10
R6
0x00000006
Set the LSB FRAC = 0
11
R5
0x01E38005
N = 241.175
12
R4
0x00000004
Set the ATEST pin to high impedance
13
R3
0x01897803
I/O level to 3.3 V, CAL_BUSY to MUXOUT
14
R2
0x00020642
Set ADC clock to 1 MHz
15
R1
0xFFF7FFE1
Set the transmitter amplitude level
R0
0x800FE700
Start the VCO frequency calibration
Delay of 1200 μs
17
R0
0x800FE560
Turn Tx1 on, Tx2 off, and LO on
18
R0
0x800FED60
Tx1 amplitude calibration
Delay of 500 μs
19
R0
0x800FE5A0
Turn Tx1 off, Tx2 on, and LO on
20
R0
0x800FF5A0
Tx2 amplitude calibration
Delay of 500 μs
36
R9
0x2800B929
Reserved
37
R7
0x0100A027
PFD set to 100 MHz, CLK_DIV1 = 10
38
R6
0x00000006
Set the LSB FRAC = 0
39
R5
0x00F04005
Set INT word to 120, set MSB FRAC = 512; lock to
24.025 GHz
40
R4
0x00002004
Ramp down to MUXOUT
41
R3
0x0189F803
I/O voltage level to 3.3 V
Delay of 100 μs
42
R11
0x0000010B
Select ramp mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com