HD64F2145 datasheet(178/829 Pages) RENESAS

178 / 829 page

Rev. 2.0, 08/02, page 138 of 788

7.2.2

DTC Mode Register B (MRB)

MRB selects the DTC operating mode.

Bit

Bit Name

Initial Value

R/W

Description

CHNE

Undefined

—

DTC Chain Transfer Enable

When this bit is set to 1, a chain transfer will be

performed. For details, refer to section 7.5.4, Chain

Transfer.

In data transfer with CHNE set to 1, determination of the

end of the specified number of data transfers, clearing

of the interrupt source flag, and clearing of DTCER are

not performed.

DISEL

Undefined

—

DTC Interrupt Select

When this bit is set to 1, a CPU interrupt request is

generated every time data transfer ends (the DTC

clears the interrupt source flag for the activation

source). When this bit is cleared to 0, a CPU interrupt

request is generated only when the specified number of

data transfer ends (the DTC does not clear the interrupt

source flag for the activation source).

—

Undefined

—

Reserved

These bits have no effect on DTC operation. Only 0

should be written to these bits.

7.2.3

DTC Source Address Register (SAR)

SAR is a 24-bit register that designates the source address of data to be transferred by the DTC.

For word-size transfer, specify an even source address.

7.2.4

DTC Destination Address Register (DAR)

DAR is a 24-bit register that designates the destination address of data to be transferred by the

DTC. For word-size transfer, specify an even destination address.

7.2.5

DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65536). It is

decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

HD64F2145 Datasheet(PDF) 178 Page - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 178 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL