Z8F082ASH020SC datasheet(72/244 Pages) ZILOG

72 / 244 page

PS024705-0405

P R E L I M I N A R Y

Interrupt Controller

Z8 Encore! XP® F08xA Series

Product Specification

T1ENL—Timer 1 Interrupt Request Enable Low Bit

T0ENL—Timer 0 Interrupt Request Enable Low Bit

U0RENL—UART 0 Receive Interrupt Request Enable Low Bit

U0TENL—UART 0 Transmit Interrupt Request Enable Low Bit

ADCENL—ADC Interrupt Request Enable Low Bit

IRQ1 Enable High and Low Bit Registers

Table 38 describes the priority control for IRQ1. The IRQ1 Enable High and Low Bit reg-

isters (Tables 39 and 40) form a priority encoded enabling for interrupts in the Interrupt

Request 1 register. Priority is generated by setting bits in each register.

PA6CENH—Port A Bit[6] or Comparator Interrupt Request Enable High Bit

PAxENH—Port A Bit[x] Interrupt Request Enable High Bit

Refer to the Shared Interrupt Select register for selection of either Port A or Port D as the

interrupt source.

Table 38. IRQ1 Enable and Priority Encoding

IRQ1ENH[x]IRQ1ENL[x] Priority

Description

Disabled

Level 1

Low

Level 2

Nominal

Level 3

High

where x indicates the register bits from 0–7.

Table 39. IRQ1 Enable High Bit Register (IRQ1ENH)

BITS

FIELD

PA7ENH

PA6CENH

PA5ENH

PA4ENH

PA3ENH

PA2ENH

PA1ENH

PA0ENH

RESET

000

R/W

R/WR/W

ADDR

FC4H

Z8F082ASH020SC Datasheet(PDF) 72 Page - Zilog, Inc.

Z8F082ASH020SC Datasheet(HTML) 72 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL