Z8F082ASH020SC datasheet(74/244 Pages) ZILOG

74 / 244 page

PS024705-0405

P R E L I M I N A R Y

Interrupt Controller

Z8 Encore! XP® F08xA Series

Product Specification

C1ENH—Port C1 Interrupt Request Enable High Bit

C0ENH—Port C0 Interrupt Request Enable High Bit

Reserved—Must be 0.

C3ENL—Port C3 Interrupt Request Enable Low Bit

C2ENL—Port C2 Interrupt Request Enable Low Bit

C1ENL—Port C1 Interrupt Request Enable Low Bit

C0ENL—Port C0 Interrupt Request Enable Low Bit

Interrupt Edge Select Register

The Interrupt Edge Select (IRQES) register (Table 44) determines whether an interrupt is

generated for the rising edge or falling edge on the selected GPIO Port A or Port D input

pin.

IESx—Interrupt Edge Select x

0 = An interrupt request is generated on the falling edge of the PAx input or PDx.

1 = An interrupt request is generated on the rising edge of the PAx input PDx.

where x indicates the specific GPIO Port pin number (0 through 7).

Shared Interrupt Select Register

The Shared Interrupt Select (IRQSS) register (Table 45) determines the source of the

PADxS interrupts. The Shared Interrupt Select register (Table 45) selects between Port A

and alternate sources for the individual interrupts.

Table 43. IRQ2 Enable Low Bit Register (IRQ2ENL)

BITS

FIELD

Reserved

C3ENL

C2ENL

C1ENL

C0ENL

RESET

000

R/W

R/WR/W

ADDR

FC8H

Table 44. Interrupt Edge Select Register (IRQES)

BITS

FIELD

IES7

IES6

IES5

IES4

IES3

IES2

IES1

IES0

RESET

000

R/W

R/WR/W

ADDR

FCDH

Z8F082ASH020SC Datasheet(PDF) 74 Page - Zilog, Inc.

Z8F082ASH020SC Datasheet(HTML) 74 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL