Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Z8F082ASH020SC Datasheet(PDF) 92 Page - Zilog, Inc.

Part # Z8F082ASH020SC
Description  Z8 Encore XP-R F08xA Series with eXtended Peripherals
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8F082ASH020SC Datasheet(HTML) 92 Page - Zilog, Inc.

Back Button Z8F082ASH020SC Datasheet HTML 88Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 89Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 90Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 91Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 92Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 93Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 94Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 95Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 96Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 244 page
background image
PS024705-0405
P R E L I M I N A R Y
Timers
Z8 Encore! XP® F08xA Series
Product Specification
74
PWMH and PWML—Pulse-Width Modulator High and Low Bytes
These two bytes, {PWMH[7:0], PWML[7:0]}, form a 16-bit value that is compared to the
current 16-bit timer count. When a match occurs, the PWM output changes state. The
PWM output value is set by the TPOL bit in the Timer Control Register (TxCTL1) regis-
ter.
The TxPWMH and TxPWML registers also store the 16-bit captured timer value when
operating in Capture or Capture/Compare modes.
Timer 0–1 Control Registers
Time 0–1 Control Register 0
The Timer Control Register 0 (TxCTL0) and Timer Control Register 1 (TxCTL1) deter-
mine the timer operating mode. It also includes a programmable PWM deadband delay,
two bits to configure timer interrupt definition, and a status bit to identify if the most
recent timer interrupt is caused by an input capture event.
TMODEHI—Timer Mode High Bit
This bit along with the TMODE field in TxCTL1 register determines the operating mode
of the timer. This is the most significant bit of the Timer mode selection value. See the
TxCTL1 register description on the next page for additional details.
TICONFIG—Timer Interrupt Configuration
This field configures timer interrupt definition.
Table 52. Timer 0–1 PWM Low Byte Register (TxPWML)
BITS
7
6
5
4
3
2
1
0
FIELD
PWML
RESET
0
000
00
00
R/W
R/WR/W
R/WR/W
R/WR/W
R/WR/W
ADDR
F05H, F0DH
Table 53. Timer 0–1 Control Register 0 (TxCTL0)
BITS
7
6
5
4
3
2
1
0
FIELD
TMODEHI
TICONFIG
Reserved
PWMD
INPCAP
RESET
0
000
00
00
R/W
R/WR/W
R/WR/W
R/WR/W
R/WR/W
ADDR
F06H, F0EH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com