Z8F082ASH020SC datasheet(73/244 Pages) ZILOG

73 / 244 page

PS024705-0405

P R E L I M I N A R Y

Interrupt Controller

Z8 Encore! XP® F08xA Series

Product Specification

PA6CENH—Port A Bit[6] or Comparator Interrupt Request Enable Low Bit

PAxENL—Port A Bit[x] Interrupt Request Enable Low Bit

IRQ2 Enable High and Low Bit Registers

Table 41 describes the priority control for IRQ2. The IRQ2 Enable High and Low Bit reg-

isters (Tables 42 and 43) form a priority encoded enabling for interrupts in the Interrupt

Request 2 register. Priority is generated by setting bits in each register.

Reserved—Must be 0.

C3ENH—Port C3 Interrupt Request Enable High Bit

C2ENH—Port C2 Interrupt Request Enable High Bit

Table 40. IRQ1 Enable Low Bit Register (IRQ1ENL)

BITS

FIELD

PA7ENL

PA6CENL

PA5ENL

PA4ENL

PA3ENL

PA2ENL

PA1ENL

PA0ENL

RESET

000

R/W

R/WR/W

ADDR

FC5H

Table 41. IRQ2 Enable and Priority Encoding

IRQ2ENH[x]IRQ2ENL[x] Priority

Description

Disabled

Level 1

Low

Level 2

Nominal

Level 3

High

where x indicates the register bits from 0–7.

Table 42. IRQ2 Enable High Bit Register (IRQ2ENH)

BITS

FIELD

Reserved

C3ENH

C2ENH

C1ENH

C0ENH

RESET

000

R/W

R/WR/W

ADDR

FC7H

Z8F082ASH020SC Datasheet(PDF) 73 Page - Zilog, Inc.

Z8F082ASH020SC Datasheet(HTML) 73 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL