CLRC663 datasheet(20/177 Pages) NXP

20 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

8.3.7 ISO/IEC 18092 mode

The CLRC663 supports Passive Initiator Communication mode at the transfer speeds 106 kbit/s, 212 kbit/s and

424 kbit/s as defined in the ISO/IEC 18092 standard.

• Passive communication mode means that the target answers to an initiator command in a load modulation

scheme. The initiator is active in terms of generating the RF field.

• Initiator: generates RF field at 13.56 MHz and starts the ISO/IEC 18092 communication.

• Target: responds to initiator command either in a load modulation scheme in Passive communication mode or

using a self-generated and self-modulated RF field for Active Communication mode.

8.3.7.1 Passive communication mode

Passive communication mode means that the target answers to an initiator command in a load modulation

scheme. The initiator is active meaning generating the RF field.

host

NFC INITIATOR

powered to

generate RF field

1. initiator starts communication

at selected transfer speed

2. targets answers using

load modulated data

at the same transfer speed

host

NFC TARGET

powered for

digital processing

001aan217

Figure 11. Passive communication mode

Communication direction

106 kbit/s

212 kbit/s

424 kbit/s

Initiator → target

According to ISO/IEC 14443A

100 % ASK, Modified Miller Coded

According to FeliCa, 8 % to 30 % ASK Manchester

Coded

Target → initiator

According to ISO/IEC 14443A

subcarrier load modulation,

Manchester Coded

According to FeliCa, > 12 % ASK Manchester

Coded

Table 14. Communication overview for Passive communication mode

The contactless UART of CLRC663 and a dedicated host controller are required to handle the ISO/IEC 18092

passive initiator protocol.

8.3.7.2 ISO/IEC 18092 framing and coding

The ISO/IEC 18092 framing and coding in Passive communication mode is defined in the ISO/IEC 18092

standard.

Transfer speed

Framing and Coding

106 kbit/s

According to the ISO/IEC 14443 type A and MIFARE scheme

212 kbit/s

According to the FeliCa scheme

Table 15. Framing and coding overview

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

20 / 177

CLRC663 Datasheet(PDF) 20 Page - NXP Semiconductors

CLRC663 Datasheet(HTML) 20 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL