CLRC663 datasheet(29/177 Pages) NXP

29 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

001aam303

MSB

acknowledgement

signal from slave

acknowledgement

signal from receiver

clock line held low while

interrupts are serviced

byte complete,

interrupt within slave

ACK

3 - 8

Figure 20. Data transfer on the I2C- bus

8.4.4.6 I2C 7-bit addressing

During the I2C-bus addressing procedure, the first byte after the START condition is used to determine which

slave will be selected by the master.

Alternatively the I2C address can be configured in the EEPROM. Several address numbers are reserved for

this purpose. During device configuration, the designer has to ensure, that no collision with these reserved

addresses in the system is possible. Check the corresponding I2C specification for a complete list of reserved

addresses.

For all CLRC663 devices, the upper 5 bits of the device bus address are reserved by NXP and set to

01010(bin). The remaining 2 bits (ADR_2, ADR_1) of the slave address can be freely configured by the

customer in order to prevent collisions with other I2C devices by using the interface pins (refer to Table 16) or

the value of the I2C address EEPROM register (refer to Table 38).

001aam304

Bit 6

Bit 5

Bit 4

slave address

Bit 3

Bit 2

Bit 1

Bit 0

R/W

MSB

LSB

Figure 21. First byte following the START procedure

8.4.4.7 I2C-register write access

To write data from the host controller via I2C to a specific register of the CLRC663, the following frame format

shall be used.

The read/write bit shall be set to logic 0.

The first byte of a frame indicates the device address according to the I2C rules. The second byte indicates the

bytes are written to the FIFO register address. This enables for example a fast FIFO access.

8.4.4.8 I2C-register read access

To read out data from a specific register address of the CLRC663, the host controller shall use the procedure:

First a write access to the specific register address has to be performed as indicated in the following frame:

The first byte of a frame indicates the device address according to the I2C rules. The second byte indicates the

The read/write bit shall be logic 0.

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

29 / 177

CLRC663 Datasheet(PDF) 29 Page - NXP Semiconductors

CLRC663 Datasheet(HTML) 29 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL