CLRC663 datasheet(31/177 Pages) NXP

31 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

Parameter

Min

Max

Unit

tHIGH

100

tSU;SDA

tHD;DAT

tSU;DAT

tSU;STO

tBUF

200

Table 26. Timing parameter I2CL...continued

The pull-up resistor is not required for the I2CL interface. Instead, a on chip buskeeper is implemented in the

CLRC663 for SDA of the I2CL interface. This protocol is intended to be used for a point-to-point connection of

devices over a short distance and does not support a bus capability.The driver of the pin must force the line to

the desired logic voltage. To avoid that two drivers are pushing, the line at the same time following regulations

must be fulfilled:

SCL: As there is no clock stretching, the SCL is always under control of the Master.

SDA: The SDA line is shared between master and slave. Therefore the master and the slave must have the

control over the own driver enable line of the SDA pin. The following rules must be followed:

• In the idle phase, the SDA line is driven high by the master

• In the time between start and stop condition, the SDA line is driven by master or slave when SCL is low. If

SCL is high, the SDA line is not driven by any device

• To keep the value on the SDA line a on chip, buskeeper structure is implemented for the line

8.4.5 SAM interface

8.4.5.1 SAM functionality

The CLRC663 implements a dedicated I2C or SPI interface to integrate a MIFARE SAM (Secure Access

Module) in a very convenient way into applications (e.g. a proximity reader).

The SAM can be connected to the microcontroller to operate like a cryptographic coprocessor. For any

cryptographic task, the microcontroller requests an operation from the SAM, receives the answer and sends it

over a host interface (e.g. I2C, SPI) interface to the connected reader IC.

The MIFARE SAM supports an optimized method to integrate the SAM in a very efficient way to reduce the

protocol overhead. In this system configuration, the SAM is integrated between the microprocessor and the

reader IC, connected by one interface to the reader IC and by another interface to the microcontroller. In this

application, the microcontroller accesses the SAM using the T=1 protocol and the SAM accesses the reader

IC using an I2C interface. The I2C SAM address is always defined by EEPROM register. Default value is

0101100. As the SAM is directly communicating with reader IC, the communication overhead is reduced. In this

configuration, a performance boost of up to 40 % can be achieved for a transaction time.

The MIFARE SAM supports applications using MIFARE product-based cards. For multi-application purposes,

an architecture connecting the microcontroller additionally directly to the reader IC is recommended. This is

possible by connecting the CLRC663 on one interface (SAM Interface SDA, SCL) with the MIFARE SAM AV2.6

(P5DF081XX/T1AR1070) and by connecting the microcontroller to the S2C or SPI interface.

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

31 / 177

CLRC663 Datasheet(PDF) 31 Page - NXP Semiconductors

CLRC663 Datasheet(HTML) 31 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL