Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

M32C/8B Datasheet(PDF) 183 Page - Renesas Technology Corp

Part # M32C/8B
Description  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B Datasheet(HTML) 183 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 179Page - Renesas Technology Corp M32C/8B Datasheet HTML 180Page - Renesas Technology Corp M32C/8B Datasheet HTML 181Page - Renesas Technology Corp M32C/8B Datasheet HTML 182Page - Renesas Technology Corp M32C/8B Datasheet HTML 183Page - Renesas Technology Corp M32C/8B Datasheet HTML 184Page - Renesas Technology Corp M32C/8B Datasheet HTML 185Page - Renesas Technology Corp M32C/8B Datasheet HTML 186Page - Renesas Technology Corp M32C/8B Datasheet HTML 187Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 183 / 406 page
background image
Under development
M32C/8B Group
15. Timer B
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 166 of 385
15.2
Timer B
Timer B contains the following three modes. Bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 5)
determine which mode is used.
Timer mode: The timer counts the internal count source.
Event counter mode: The timer counts overflows/underflows of another timer, or the external pulses.
Pulse period measurement mode, pulse width measurement mode: The timer measures the pulse period or
pulse width of the external signal.
Figure 15.21 shows a block diagram of timer B. Figures 15.22 to 15.26 show the registers associated with timer B.
Table 15.8 shows TBiIN pin settings (i = 0 to 5).
Figure 15.21
Timer B Block Diagram
Reload register
00
01
10
11
Clock source select
TBiS
High-order bits of data bus
Low-order bits of data bus
8 low-order
bits
8 high-order
bits
TBiIN
01: Event counter mode
00: Timer mode
10: Pulse period and pulse
width measurement mode
TMOD1 and TMOD0
TCK1 and TCK0
i= 0 to 5
j = i - 1, except j = 2 if i = 0, j = 5 if i = 3.
NOTES:
1. Bits CNT3 to CNT0 in the TCSPR register select no division (n = 0) or
divide-by-2n (n = 1 to 15).
2. Overflow signal or underflow signal.
TCK1 and TCK0, TMOD1 and TMOD0: Bits in the TBiMR register
TBiS: Bit in the TABSR register or the TBSR register
TBi
Addresses
TBj
Timer B0
0351h
0350h
Timer B2
Timer B1
0353h
0352h
Timer B0
Timer B2
0355h
0354h
Timer B1
Timer B3
0311h
0310h
Timer B5
Timer B4
0313h
0312h
Timer B3
Timer B5
0315h
0314h
Timer B4
f1
f8
f2n(1)
fC32
Counter
TBj overflow(2)
Polarity switching
and edge pulse
Counter reset circuit
0
1
TCK1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com