Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

7643 Datasheet(PDF) 400 Page - Renesas Technology Corp

Part # 7643
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  424 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7643 Datasheet(HTML) 400 Page - Renesas Technology Corp

Back Button 7643 Datasheet HTML 396Page - Renesas Technology Corp 7643 Datasheet HTML 397Page - Renesas Technology Corp 7643 Datasheet HTML 398Page - Renesas Technology Corp 7643 Datasheet HTML 399Page - Renesas Technology Corp 7643 Datasheet HTML 400Page - Renesas Technology Corp 7643 Datasheet HTML 401Page - Renesas Technology Corp 7643 Datasheet HTML 402Page - Renesas Technology Corp 7643 Datasheet HTML 403Page - Renesas Technology Corp 7643 Datasheet HTML 404Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 400 / 424 page
background image
7643 Group
REJ09B0133-0200
APPENDIX
3.5 Control registers
Rev.2.00
Aug 28, 2006
page 77 of 98
5
0
Flash memory control register
b7 b6 b5 b4 b3 b2 b1 b0
Flash memory control register
(FMCR : address 6A16)
b
0
1
2
4
Name
1
Functions
At reset R W
0
0
0
0
CPU rewrite mode select
bit (FLCA1) (Note 2)
Flash memory reset bit
(FLCA3) (Note 3)
User ROM area / Boot
ROM area select bit
(FLCA4) (Note 4)
Reserved bits
CPU rewrite mode entry
flag (FLCA2)
0 : Busy (being programmed or erased)
1 : Ready
0 : Normal mode (Software commands
invalid)
1 : CPU rewrite mode (Software
commands acceptable)
0 : Normal mode
1 : CPU rewrite mode
0 : Normal operation
1 : Reset
0 : Interrupt disabled
1 : Interrupt enabled
5
6
7
0
5
0
RY/BY status flag
(FLCA0)
3
Indefinite at read. Write “0” at write.
5
Notes 1: The contents of flash memory control register are “XXX00001” just after reset
release.
In the mask ROM version this area is reserved, so that do not write any data to
this address.
2: For this bit to be set to “1”, the user needs to write “0” and then “1” to it in
succession. If it is not this procedure, this bit will not be set to ”1”. Additionally, it
is required to ensure that no interrupt will be generated during that interval.
Use the control program in the area except the built-in flash memory for write to
this bit.
3: This bit is valid when the CPU rewrite mode select bit is “1”. Set this bit 3 to “0”
subsequently after setting bit 3 to “1”.
4: Use the control program in the area except the built-in flash memory for write to
this bit.
✕
Fig. 3.5.50 Structure of Flash memory control register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com