Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AT89LP51RB2 Datasheet(PDF) 22 Page - ATMEL Corporation

Part # AT89LP51RB2
Description  8-bit Microcontroller Compatible with 8051 Products
PDF  254 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89LP51RB2 Datasheet(HTML) 22 Page - ATMEL Corporation

Back Button AT89LP51RB2 Datasheet HTML 18Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 19Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 20Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 21Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 22Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 23Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 24Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 25Page - ATMEL Corporation AT89LP51RB2 Datasheet HTML 26Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 254 page
background image
22
3722A–MICRO–10/11
AT89LP51RB2/RC2/IC2 Preliminary
Figure 3-15. MOVX with Three Wait States (WS =11B)
3.4
Extra RAM (EDATA)
The Extra RAM is a portion of the external memory space implemented as an internal 2K byte
auxiliary RAM. The Extra RAM is mapped into the EDATA space at the bottom of the external
memory address space, from 0000H to 07FFH, when EXTRAM = 0 (AUXR.1). The size of
EDATA can be reduced by the XRS bits in AUXR (See Table 3-2). MOVX instructions to this
address range will access the internal Extra RAM. EDATA can be accessed with both 16-bit
(MOVX @DPTR) and 8-bit (MOVX @Ri) addresses. When 8-bit addresses are used, the PAGE
register (0F6H) supplies the upper address bits. The PAGE register breaks EDATA into eight
256-byte pages. A page cannot be specified independently for MOVX @R0 and MOVX @R1.
Setting PAGE above 07H enables XDATA access, but does not change the value of Port 2.
When 16-bit addresses are used (DPTR), the EEE bit (EECON.1) must also be zero to access
EDATA. MOVX instructions to EDATA require a minimum of 2 clock cycles.
S1
S2
S3
W1
CLK
ALE
WR
DPL OUT
P0 SFR
P0 SFR
P0
P2 SFR
P2 SFR
DPH or P2 OUT
P2
DATA OUT
W2
RD
DPL OUT
P0 SFR
P0 SFR
P0
FLOAT
W3
S4
Table 3-3.
PAGE
– EDATA Page Register
PAGE = F6H
Reset Value = 0000 0000B
Not Bit Addressable
—
—
—
—
PAGE.3
PAGE.2
PAGE.1
PAGE.0
Bit
7
6
543
21
0
Symbol
Function
PAGE
7-0
Selects which 256-byte page of EDATA is currently accessible by MOVX @Ri instructions when PAGE < 08H. Any PAGE
value between 08H and FFH will selected XDATA; however, this value will not be output on P2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com