Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PM0056 Datasheet(PDF) 106 Page - STMicroelectronics

Part # PM0056
Description  This programming manual provides information
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0056 Datasheet(HTML) 106 Page - STMicroelectronics

Back Button PM0056 Datasheet HTML 102Page - STMicroelectronics PM0056 Datasheet HTML 103Page - STMicroelectronics PM0056 Datasheet HTML 104Page - STMicroelectronics PM0056 Datasheet HTML 105Page - STMicroelectronics PM0056 Datasheet HTML 106Page - STMicroelectronics PM0056 Datasheet HTML 107Page - STMicroelectronics PM0056 Datasheet HTML 108Page - STMicroelectronics PM0056 Datasheet HTML 109Page - STMicroelectronics PM0056 Datasheet HTML 110Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 156 page
background image
Core peripherals
PM0056
106/156
DocID15491 Rev 5
The Cortex-M3 MPU memory map is unified. This means instruction accesses and data
accesses have same region settings.
If a program accesses a memory location that is prohibited by the MPU, the processor
generates a memory management fault. This causes a fault exception, and might cause
termination of the process in an OS environment.
In an OS environment, the kernel can update the MPU region setting dynamically based on
the process to be executed. Typically, an embedded OS uses the MPU for memory
protection.
Configuration of MPU regions is based on memory types, see Section 2.2.1: Memory
regions, types and attributes on page 25.
Table 34 shows the possible MPU region attributes.
4.2.1
MPU access permission attributes
This section describes the MPU access permission attributes. The access permission bits,
TEX, C, B, S, AP, and XN, of the MPU_RASR register, control access to the corresponding
memory region. If an access is made to an area of memory without the required
permissions, then the MPU generates a permission fault.
Table 35 shows the encodings for the TEX, C, B, and S access permission bits.
Table 34. Memory attributes summary
Memory type
Shareability
Other attributes
Description
Strongly- ordered
-
-
All accesses to Strongly-ordered
memory occur in program order. All
Strongly-ordered regions are
assumed to be shared.
Device
Shared
-
Memory-mapped peripherals that
several processors share.
Non-shared
-
Memory-mapped peripherals that
only a single processor uses.
Normal
Shared
Non-cacheable
Write-through
Cacheable
Write-back
Cacheable
Normal memory that is shared
between several processors.
Non-shared
Non-cacheable
Write-through
Cacheable
Write-back
Cacheable
Normal memory that only a single
processor uses.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com