Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MB9B360R Datasheet(PDF) 137 Page - Cypress Semiconductor

Part # MB9B360R
Description  32-Bit ARM짰 Cortex짰 - M4F FM4 Microcontroller
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB9B360R Datasheet(HTML) 137 Page - Cypress Semiconductor

Back Button MB9B360R Datasheet HTML 133Page - Cypress Semiconductor MB9B360R Datasheet HTML 134Page - Cypress Semiconductor MB9B360R Datasheet HTML 135Page - Cypress Semiconductor MB9B360R Datasheet HTML 136Page - Cypress Semiconductor MB9B360R Datasheet HTML 137Page - Cypress Semiconductor MB9B360R Datasheet HTML 138Page - Cypress Semiconductor MB9B360R Datasheet HTML 139Page - Cypress Semiconductor MB9B360R Datasheet HTML 140Page - Cypress Semiconductor MB9B360R Datasheet HTML 141Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 166 page
background image
Document Number: 002-04872 Rev.*A
Page 137 of 166
MB9B360R Series
12.4.16 SD Card Interface Timing
Default-Speed Mode
Clock CLK (All values are referred to V
IH and VIL)
(VCC = 2.7V to 3.6V, VSS = 0V)
Parameter
Symbol
Pin name
Conditions
Value
Remarks
Min
Max
Clock frequency
Data Transfer Mode
fPP
S_CLK
CCARD ≤ 10pF
(1card)
0
16
MHz
Clock frequency
Identification Mode
fOD
S_CLK
0*/100
400
kHz
Clock low time
tWL
S_CLK
10
-
ns
Clock high time
tWH
S_CLK
10
-
ns
Clock rising time
tTLH
S_CLK
-
10
ns
Clock falling time
tTHL
S_CLK
-
10
ns
*: 0Hz means to stop the clock. The given minimum frequency range is for cases were continues clock is required.
Card Inputs CMD, DAT (referenced to Clock CLK)
Parameter
Symbol
Pin name
Conditions
Value
Remarks
Min
Max
Input set-up time
tISU
S_CMD,
S_DATA3:0
CCARD ≤ 10pF
(1card)
5
-
ns
Input hold time
tIH
S_CMD,
S_DATA3:0
5
-
ns
Card Outputs CMD, DAT (referenced to Clock CLK)
Parameter
Symbol
Pin name
Conditions
Value
Remarks
Min
Max
Output Delay time
during Data Transfer
Mode
tODLY
S_CMD,
S_DATA3:0
CCARD ≤ 40pF
(1card)
0
22
ns
Output Delay time
durinn Identification
Mode
tODLY
S_CMD,
S_DATA3:0
0
50
ns
Defalt-Speed Mode
Note: The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this model is the
Host.
VIL
VIL
tWL
tWH
VIH
VIH
VIH
tTHL
tTLH
tISU
VIH
VIL
VIH
VIL
tIH
VOH
VOL
VOH
VOL
tODLY(Max)
tODLY(Min)
S_CLK
(SD Clock)
S_CMD,
S_DATA3:0
(Card Input)
S_CMD,
S_DATA3:0
(Card Output)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com