CC1100-RTY1 datasheet(41/100 Pages) TI1

41 / 100 page

CC1100

SWRS038D

Page 41 of 92

reception by using FEC and the degraded

sensitivity from a higher receiver bandwidth

will be counteracting factors.

18.2 Interleaving

Data received through radio channels will

often

experience

burst

errors

due

interference and time-varying signal strengths.

In order to increase the robustness to errors

spanning multiple bits, interleaving is used

when FEC is enabled. After de-interleaving, a

continuous span of errors in the received

stream will become single errors spread apart.

CC1100 employs matrix interleaving, which is

illustrated

Figure

15.

The

on-chip

interleaving and de-interleaving buffers are 4 x

4 matrices. In the transmitter, the data bits

from the rate ½ convolutional coder are written

into the rows of the matrix, whereas the bit

sequence to be transmitted is read from the

columns of the matrix. Conversely, in the

receiver, the received symbols are written into

the columns of the matrix, whereas the data

passed onto the convolutional decoder is read

from the rows of the matrix.

When FEC and interleaving is used at least

one

extra

byte

required

for

trellis

termination. In addition, the amount of data

transmitted over the air must be a multiple of

the size of the interleaver buffer (two bytes).

The

packet

control

hardware

therefore

automatically inserts one or two extra bytes at

the end of the packet, so that the total length

of the data to be interleaved is an even

number. Note that these extra bytes are

invisible to the user, as they are removed

before the received packet enters the RX

FIFO.

When FEC and interleaving is used the

minimum data payload is 2 bytes.

Packet

Engine

FEC

Encoder

Modulator

Interleaver

Write buffer

Interleaver

Read buffer

Demodulator

FEC

Decoder

Packet

Engine

Interleaver

Write buffer

Interleaver

Read buffer

Figure 15: General Principle of Matrix Interleaving

CC1100-RTY1 Datasheet(PDF) 41 Page - Texas Instruments

CC1100-RTY1 Datasheet(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL