| Electronic Components Datasheet Search |
|
CS5530A Datasheet(PDF) 15 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
CS5530A Datasheet(HTML) 15 Page - Advanced Micro Devices |
|
15 / 259 page ![]() AMD Geode™ CS5530A Companion Device Data Book 15 Architecture Overview Revision 1.1 2.5 IDE Controllers The CS5530A integrates two PCI bus mastering, ATA-4 compatible IDE controllers. These controllers support Ultra DMA/33 (enabled in Microsoft® Windows 95 and Windows NT® by using a driver provided by AMD), Multiword DMA, and Programmed I/O (PIO) modes. Two devices are sup- ported on each controller. The data-transfer speed for each device on each controller can be independently pro- grammed. This allows high-speed IDE peripherals to coex- ist on the same channel as lower speed devices. Faster devices must be ATA-4 compatible. 2.6 Power Management The CS5530A integrates advanced power management features including: • Idle timers for common system peripherals • Address trap registers for programmable address ranges for I/O or memory accesses • Up to eight programmable GPIOs • Clock throttling with automatic speedup for the CPU clock • Software CPU stop clock • Save-to-Disk/RAM with peripheral shadow registers • Dedicated serial bus to/from the GX1 processor providing CPU power management status The CS5530A is an ACPI (Advanced Control and Power Interface) compliant chipset. An ACPI compliant system is one whose underlying BIOS, device drivers, chipset and peripherals conform to revision 1.0 or newer of the ACPI specification. The “Fixed Feature” and “General Purpose” registers are virtual. They are emulated by the SMI han- dling code rather than existing in physical hardware. To the ACPI compliant operating system, the SMI-base virtualiza- tion is transparent; however, to eliminate unnecessary latencies, the ACPI timer exists in physical hardware. The CS5530A V-ACPI (Virtual ACPI) solution provides the following support: • CPU States — C1, C2 • Sleep States — S1, S2, S4, S4BIOS, S5 • Embedded Controller (Optional) — SCI and SWI event inputs. • General Purpose Events — Fully programmable GPE0 Event Block registers. 2.6.1 GPIO Interface Eight GPIO pins are provided for general usage in the sys- tem. GPIO[3:0] are dedicated pins and can be configured as inputs or outputs. GPIO[7:4] can be configured as the upper addresses of the ISA bus, SA[23:20]. All GPIOs can also be configured to generate an SMI on input edge tran- sitions. 2.7 XpressAUDIO™ Subsystem XpressAUDIO™ architecture in the CS5530A offers a com- bined hardware/software support solution to meet industry standard audio requirements. XpressAUDIO architecture uses VSA technology along with additional hardware fea- tures to provide the necessary support for industry stan- dard 16-bit stereo synthesis and OPL3 emulation. The hardware portion of the XpressAUDIO subsystem can broadly be divided into two categories. Hardware for: • Transporting streaming audio data to/from the system memory and an AC97 codec. • VSA technology support. 2.7.1 AC97 Codec Interface The CS5530A provides an AC97 Specification Revision 1.3, 2.0, and 2.1 compatible interface. Any AC97 codec which supports an independent input and output sample rate conversion interface can be used with the CS5530A. This type of codec allows for a design which meets the requirements for PC97 and PC98-compliant audio as defined by Microsoft Corporation. Figure 2-2 shows the codec and CS5530A signal connections. For specifics on the serial interface, refer to the appropriate codec manufac- turer’s data sheet. Low latency audio I/O is accomplished by a buffered PCI bus mastering controller. Figure 2-2. AC97 Codec Signal Connections 2.7.2 VSA Technology Support Hardware The CS5530A companion device incorporates the required hardware in order to support VSA technology for the cap- ture and playback of audio using an external codec. This eliminates much of the hardware traditionally associated with industry standard audio functions. XpressAUDIO software provides 16-bit compatible sound. This software is available to OEMs for incorporation into the system BIOS ROM. BITCLK PC_BEEP SDAT_I SDAT_O PC_BEEP SDATA_IN SDATA_OUT AC97 Geode™ BIT_CLK 24.576 MHz SYNC SYNC Codec External Source CS5530A |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |