Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD64F2145 Datasheet(PDF) 186 Page - Renesas Technology Corp

Part # HD64F2145
Description  Hitachi 16-Bit Single-Chip Microcomputer
PDF  829 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 186 Page - Renesas Technology Corp

Back Button HD64F2145 Datasheet HTML 182Page - Renesas Technology Corp HD64F2145 Datasheet HTML 183Page - Renesas Technology Corp HD64F2145 Datasheet HTML 184Page - Renesas Technology Corp HD64F2145 Datasheet HTML 185Page - Renesas Technology Corp HD64F2145 Datasheet HTML 186Page - Renesas Technology Corp HD64F2145 Datasheet HTML 187Page - Renesas Technology Corp HD64F2145 Datasheet HTML 188Page - Renesas Technology Corp HD64F2145 Datasheet HTML 189Page - Renesas Technology Corp HD64F2145 Datasheet HTML 190Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 829 page
background image
Rev. 2.0, 08/02, page 146 of 788
Table 7.3
Register Functions in Repeat Mode
Name
Abbreviation
Function
DTC source address register
SAR
Transfer source address
DTC destination address register
DAR
Transfer destination address
DTC transfer count register AH
CRAH
Holds number of transfers
DTC transfer count register AL
CRAL
Transfer Count
DTC transfer count register B
CRB
Not used
Transfer
SAR
or
DAR
DAR
or
SAR
Repeat area
Figure 7.6 Memory Mapping in Repeat Mode
7.5.3
Block Transfer Mode
In block transfer mode, one activation source transfers one block of data. Either the transfer source
or the transfer destination is designated as a block area. Table 7.4 lists the register functions in
block transfer mode. The block size can be between 1 and 256. When the transfer of one block
ends, the initial state of the block size counter and the address register that is specified as the block
area is restored. The other address register is then incremented, decremented, or left fixed
according to the register information. From 1 to 65,536 transfers can be specified. Once the
specified number of transfers have been completed, a CPU interrupt is requested.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com