Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD64F2145 Datasheet(PDF) 227 Page - Renesas Technology Corp

Part # HD64F2145
Description  Hitachi 16-Bit Single-Chip Microcomputer
PDF  829 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 227 Page - Renesas Technology Corp

Back Button HD64F2145 Datasheet HTML 223Page - Renesas Technology Corp HD64F2145 Datasheet HTML 224Page - Renesas Technology Corp HD64F2145 Datasheet HTML 225Page - Renesas Technology Corp HD64F2145 Datasheet HTML 226Page - Renesas Technology Corp HD64F2145 Datasheet HTML 227Page - Renesas Technology Corp HD64F2145 Datasheet HTML 228Page - Renesas Technology Corp HD64F2145 Datasheet HTML 229Page - Renesas Technology Corp HD64F2145 Datasheet HTML 230Page - Renesas Technology Corp HD64F2145 Datasheet HTML 231Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 227 / 829 page
background image
Rev. 2.0, 08/02, page 187 of 788
8.10.1
Port 9 Data Direction Register (P9DDR)
P9DDR specifies input or output for the pins of port 9 on a bit-by-bit basis.
Bit
Bit Name
Initial
Value
R/W
Description
7
P97DDR
0
W
6
P96DDR
1/0*
W
5
P95DDR
0
W
4
P94DDR
0
W
3
P93DDR
0
W
2
P92DDR
0
W
1
P91DDR
0
W
0
P90DDR
0
W
P9DDR is initialized to H'40 (mode 1) or H'00 (modes 2
and 3).
Modes 1, 2, and 3 (EXPE = 1):
Pin P97 functions as a bus control input (
:$,7), the IIC_0
I/O pin (SDA0), or an I/O port, according to the wait mode
setting. When P97 functions as an I/O port, it becomes an
output port when P97DDR is set to 1, and an input port
when P97DDR is cleared to 0.
Pin P96 functions as the ø output pin when P96DDR is set
to 1, and as the subclock input (EXCL) or an input port
when P96DDR is cleared to 0.
Pins P95 to P93 automatically become bus control outputs
(
$6/,26, +:5, 5'), regardless of the input/output
direction indicated by P95DDR to P93DDR.
Pins P92 and P91 become output ports when P92DDR
and P91DDR are set to 1, and input ports when P92DDR
and P91DDR are cleared to 0.
When the ABW bit in WSCR is cleared to 0, pin P90
becomes a bus control output (
/:5), regardless of the
input/output direction indicated by P90DDR. When the
ABW bit is 1, pin P90 becomes an output port if P90DDR
is set to 1, and an input port if P90DDR is cleared to 0.
Modes 2 and 3 (EXPE = 0):
When the corresponding P9DDR bits are set to 1, pin P96
functions as the ø output pin and pins P97 and P95 to P90
become output ports. When P9DDR bits are cleared to 0,
the corresponding pins become input ports.
Note:* The initial value of P96DDR is 1 (mode 1) or 0 (modes 2 and 3).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com