HD64F2145 datasheet(231/829 Pages) RENESAS

231 / 829 page

Rev. 2.0, 08/02, page 191 of 788

• P90//:5/,545/$'75*/(&65

The pin function is switched as shown below according to the combination of operating mode,

the ABW bit in WSCR, the HI12E and CS2E bits in SYSCR2, the FGA20E bit in HICR, and

the P90DDR bit.

Operating

Mode

Modes 1, 2, 3 (EXPE = 1)

Modes 2, 3 (EXPE = 0)

ABW

—

HI12E

—

FGA20E

—

CS2E

—

Any one 0

P90DDR

—

P90

input pin

P90 output

P90

input pin

P90 output

(&65 input

Pin Function

/:5 output

,545 input pin, $'75* input pin*

Note:* When the IRQ2E bit in IER is set to 1 in mode 1, 2, or 3 (EXPE = 1) with the ABW bit in

WSCR set to 1, or in mode 2 and 3 (EXPE = 0), this pin is used as the

,545 input pin.

When TRGS1 and TRGS0 in ADCR of the A/D converter are both set to 1, this pin is used

as the

$'75* input pin.

8.11

Port A

Port A is an 8-bit I/O port. Port A pins also function as keyboard buffer controller I/O pins, key-

sense interrupt input pins, expansion A/D converter input pins, and address output pins. Port A pin

functions change according to the operating mode. Port A input/output operates by VccB power

independent from the Vcc power. Up to 5 V can be applied to port A pins if VccB power is 5 V.

Port A has the following registers. PADDR and PAPIN have the same address.

• Port A data direction register (PADDR)

• Port A output data register (PAODR)

• Port A input data register (PAPIN)

HD64F2145 Datasheet(PDF) 231 Page - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 231 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL