Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Z8F082ASH020SC Datasheet(PDF) 137 Page - Zilog, Inc.

Part # Z8F082ASH020SC
Description  Z8 Encore XP-R F08xA Series with eXtended Peripherals
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8F082ASH020SC Datasheet(HTML) 137 Page - Zilog, Inc.

Back Button Z8F082ASH020SC Datasheet HTML 133Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 134Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 135Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 136Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 137Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 138Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 139Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 140Page - Zilog, Inc. Z8F082ASH020SC Datasheet HTML 141Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 244 page
background image
PS024705-0405
P R E L I M I N A R Y
Analog-to-Digital Converter
Z8 Encore! XP® F08xA Series
Product Specification
119
ADC Control/Status Register 1
The second ADC Control register configures the input buffer stage, enables the threshold
interrupts and contains the status of both threshold triggers.
REFSELH—Voltage Reference Level Select High Bit; in conjunction with the Low bit
(REFSELL) in ADC Control Register 0, this determines the level of the internal voltage ref-
erence; the following details the effects of {REFSELH, REFSELL}; this reference is inde-
pendent of the Comparator reference
00= Internal Reference Disabled, reference comes from external pin
01= Internal Reference set to 1.0 V
10= Internal Reference set to 2.0 V (default)
11= Reserved
ALMHST—Alarm High Status; this bit can only be set by hardware and must be written
with a 1 to clear
0= No alarm occurred.
1= A high threshold alarm occurred.
ALMLST—Alarm Low Status; this bit can only be set by hardware and must be written
with a 1 to clear
0= No alarm occurred.
1= A low threshold alarm occurred.
ALMHEN—Alarm High Enable
0= Alarm interrupt for high threshold is disabled. The alarm status bit remains set when
the alarm threshold is passed.
1= High threshold alarm interrupt is enabled.
ALMLEN—Alarm Low Enable
0= Alarm interrupt for low threshold is disabled. The alarm status bit remains set when the
alarm threshold is passed.
1= Low threshold alarm interrupt is enabled.
BUFMODE[2:0] - Input Buffer Mode Select
000 = Single-ended, unbuffered input
001 = Single-ended, buffered input with unity gain
010 = Reserved
011 = Reserved
Table 71. ADC Control/Status Register 1 (ADCCTL1)
BITS
7
6
5
4
3
2
1
0
FIELD
REFSELH
ALMHST
ALMLST
ALMHEN
ALMLEN
BUFMODE[2:0]
RESET
1
000
00
00
R/W
R/WR/W
R/WR/W
R/WR/W
R/WR/W
ADDR
F71H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com