| Electronic Components Datasheet Search |
|
AD9161BBCZ Datasheet(PDF) 129 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9161BBCZ Datasheet(HTML) 129 Page - Analog Devices |
|
129 / 144 page ![]() Data Sheet AD9161/AD9162 Rev. D | Page 129 of 144 Hex. Addr. Name Bits Bit Name Settings Description Reset Access Bit 1 = not in table error (NIT). Bit 0 = unexpected K (UEK) character error. 0x480 ECNT_CTRL0 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA0 Error counter enable for Lane 0. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). [2:0] ECNT_RST0 Error counters enable for Lane 0, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x481 ECNT_CTRL1 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA1 Error counters enable for Lane 1, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). [2:0] ECNT_RST1 Error counters enable for Lane 1, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x482 ECNT_CTRL2 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA2 Error counters enable for Lane 2, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). [2:0] ECNT_RST2 Error counters enable for Lane 2, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x483 ECNT_CTRL3 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA3 Error counters enable for Lane 3, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). [2:0] ECNT_RST3 Error counters enable for Lane 3, active high. Counters of each lane are addressed as follows: 0x7 R/W |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |