CS47L85 datasheet(33/370 Pages) CIRRUS

33 / 370 page

CS47L85

Rev 4.3

Test Conditions

The following timing information is valid across the full range of recommended operating conditions.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Internal Clocking

SYSCLK frequency

SYSCLK_FREQ=000, SYSCLK_FRAC=0

-1%

6.144

+1%

MHz

SYSCLK_FREQ=000, SYSCLK_FRAC=1

-1%

5.6448

+1%

SYSCLK_FREQ=001, SYSCLK_FRAC=0

-1%

12.288

+1%

SYSCLK_FREQ=001, SYSCLK_FRAC=1

-1%

11.2896

+1%

SYSCLK_FREQ=010, SYSCLK_FRAC=0

-1%

24.576

+1%

SYSCLK_FREQ=010, SYSCLK_FRAC=1

-1%

22.5792

+1%

SYSCLK_FREQ=011, SYSCLK_FRAC=0

-1%

49.152

+1%

SYSCLK_FREQ=011, SYSCLK_FRAC=1

-1%

45.1584

+1%

SYSCLK_FREQ=100, SYSCLK_FRAC=0

-1%

98.304

+1%

SYSCLK_FREQ=100, SYSCLK_FRAC=1

-1%

90.3168

+1%

ASYNCCLK frequency

ASYNC_CLK_FREQ=000

-1%

6.144

+1%

MHz

-1%

5.6448

+1%

ASYNC_CLK_FREQ=001

-1%

12.288

+1%

-1%

11.2896

+1%

ASYNC_CLK_FREQ=010

-1%

24.576

+1%

-1%

22.5792

+1%

ASYNC_CLK_FREQ=011

-1%

49.152

+1%

-1%

45.1584

+1%

ASYNC_CLK_FREQ=100

-1%

98.304

+1%

-1%

90.3168

+1%

DSPCLK frequency

150

MHz

Note:

When MCLK1 or MCLK2 is selected as a source for SYSCLK or ASYNCCLK (either directly or via one of the FLLs), the frequency must be

within 1% of the applicable SYSCLK_FREQ or ASYNCCLK_FREQ register setting.

CS47L85 Datasheet(PDF) 33 Page - Cirrus Logic

CS47L85 Datasheet(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL