Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

CS47L85 Datasheet(PDF) 35 Page - Cirrus Logic

Part # CS47L85
Description  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 Datasheet(HTML) 35 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 31Page - Cirrus Logic CS47L85 Datasheet HTML 32Page - Cirrus Logic CS47L85 Datasheet HTML 33Page - Cirrus Logic CS47L85 Datasheet HTML 34Page - Cirrus Logic CS47L85 Datasheet HTML 35Page - Cirrus Logic CS47L85 Datasheet HTML 36Page - Cirrus Logic CS47L85 Datasheet HTML 37Page - Cirrus Logic CS47L85 Datasheet HTML 38Page - Cirrus Logic CS47L85 Datasheet HTML 39Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 370 page
background image
CS47L85
Rev 4.3
35
DIGITAL SPEAKER (PDM) INTERFACE TIMING
SPKCLK
(output)
SPKDAT
(output)
tCY
tLH
tRH
tLSU
tRSU
(left data)
(right data)
VOH
VOL
VOL
tr
tf
VOH
Figure 3 Digital Speaker (PDM) Interface Timing - Mode A
Test Conditions
The following timing information is valid across the full range of recommended operating conditions.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
PDM Audio Interface Timing
SPKCLKn cycle time
tCY
160
163
358
ns
SPKCLKn duty cycle
45
55
%
SPKCLKn rise/fall time (25pF load)
tr, tf
2
8
ns
SPKDATn set-up time to SPKCLKn rising edge (Left channel)
tLSU
30
ns
SPKDATn hold time from SPKCLKn rising edge (Left channel)
tLH
30
ns
SPKDATn set-up time to SPKCLKn falling edge (Right channel)
tRSU
30
ns
SPKDATn hold time from SPKCLKn falling edge (Right channel)
tRH
30
ns
(right data)
(left data)
VOL
tf
SPKCLK
(output)
SPKDAT
(output)
tLDIS
tRDIS
tLEN
tCY
tREN
VOL
tr
VOH
VOH
Figure 4 Digital Speaker (PDM) Interface Timing - Mode B
Test Conditions
The following timing information is valid across the full range of recommended operating conditions.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
PDM Audio Interface Timing
SPKCLKn cycle time
tCY
160
163
358
ns
SPKCLKn duty cycle
45
55
%
SPKCLKn rise/fall time (25pF load)
tr, tf
2
8
ns
SPKDATn enable from SPKCLK rising edge (Right channel)
tREN
15
ns
SPKDATn disable to SPKCLK falling edge (Right channel)
tRDIS
5
ns
SPKDATn enable from SPKCLK falling edge (Left channel)
tLEN
15
ns
SPKDATn disable to SPKCLK rising edge (Left channel)
tLDIS
5
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com