Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RZ/F Datasheet(PDF) 40 Page - Renesas Technology Corp

Part # RZ/F
Description  RZ 32 & 64-bit MPUs, RZ/G Series
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/F Datasheet(HTML) 40 Page - Renesas Technology Corp

Back Button RZ/F Datasheet HTML 36Page - Renesas Technology Corp RZ/F Datasheet HTML 37Page - Renesas Technology Corp RZ/F Datasheet HTML 38Page - Renesas Technology Corp RZ/F Datasheet HTML 39Page - Renesas Technology Corp RZ/F Datasheet HTML 40Page - Renesas Technology Corp RZ/F Datasheet HTML 41Page - Renesas Technology Corp RZ/F Datasheet HTML 42Page - Renesas Technology Corp RZ/F Datasheet HTML 43Page - Renesas Technology Corp RZ/F Datasheet HTML 44Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 65 page
background image
RZ/Five Group
3. Electrical Characteristics
R01DS0488EJ0110 Rev.1.10
Page 40 of 65
Jun 30, 2025
3.5.7
SPI Multi I/O Bus Controller Access Timing
Table 3.34
SPI Multi I/O Bus Contoller Access Timing
1.8 V
3.3 V
(Serial flash connected)
(Serial flash connected)
Item
Symbol
Min.
Max.
Min.
Max.
Unit
Figures
Clock cycle
tSPBcyc
15.0
—
15.0
—
ns
Figure 3.24
CLK high pulse width
tSPBWH
0.45
0.55
0.45
0.55
tSPBcyc
Figure 3.24
CLK low pulse width
tSPBWL
0.45
0.55
0.45
0.55
tSPBcyc
Figure 3.24
CLK rise time
tSPBR
—
1.0
—
3.2
ns
Figure 3.24
CLK fall time
tSPBF
—
1.0
—
3.2
ns
Figure 3.24
Data input
setup time
QSPI0_SPCLK base
point (SDR mode
timing adjusted)
tSU
6.7
—
7.5
—
ns
Figure 3.25
QSPI0_SPCLK base
point (DDR mode
timing adjusted)
4.5
—
4.5
—
ns
Figure 3.26
Data input
hold time
QSPI0_SPCLK base
point (SDR mode
timing adjusted)
tH
0.5
—
0.5
—
ns
Figure 3.25
QSPI0_SPCLK base
point (DDR mode
timing adjusted)
1.0
—
1.0
—
ns
Figure 3.26
SSL setup time
tLEAD
1.5 ×
tSPBcyc − 3
8.5 ×
tSPBcyc + 3
1.5 ×
tSPBcyc − 3
8.5 ×
tSPBcyc + 3
ns
Figure 3.25,
Figure 3.26
SSL hold time
tLAG
1 ×
tSPBcyc − 3
8 ×
tSPBcyc + 3
1 ×
tSPBcyc − 3
8 ×
tSPBcyc + 3
ns
Figure 3.25,
Figure 3.26
Continuous transfer delay time
tTD
1 ×
tSPBcyc − 3
8 ×
tSPBcyc + 3
1 ×
tSPBcyc − 3
8 ×
tSPBcyc + 3
ns
Figure 3.25,
Figure 3.26
Data output
delay time
SDR
tOD
―
2.0
―
5.0
ns
Figure 3.25
DDR
―
6.5*2
―
7.5*3
ns
Figure 3.26
Data output
hold time
SDR
tOH
−2.0
―
-5.0
―
ns
Figure 3.25
DDR
1.0*2
―
2.1*3
―
ns
Figure 3.26
Data output
buffer off time
SDR
tBOFF
―
2.0
―
3.0
ns
Figure 3.27
DDR
―
2.0
―
3.0
ns
Figure 3.27
Note 1.
Output load: 15 pF/driving ability: 12 mA
Note 2.
QSPI0_SPCLK frequency: 100 MHz.
Note 3.
QSPI0_SPCLK frequency: 66 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com