Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

RZ/F Datasheet(PDF) 6 Page - Renesas Technology Corp

Part # RZ/F
Description  RZ 32 & 64-bit MPUs, RZ/G Series
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RZ/F Datasheet(HTML) 6 Page - Renesas Technology Corp

Back Button RZ/F Datasheet HTML 2Page - Renesas Technology Corp RZ/F Datasheet HTML 3Page - Renesas Technology Corp RZ/F Datasheet HTML 4Page - Renesas Technology Corp RZ/F Datasheet HTML 5Page - Renesas Technology Corp RZ/F Datasheet HTML 6Page - Renesas Technology Corp RZ/F Datasheet HTML 7Page - Renesas Technology Corp RZ/F Datasheet HTML 8Page - Renesas Technology Corp RZ/F Datasheet HTML 9Page - Renesas Technology Corp RZ/F Datasheet HTML 10Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 65 page
background image
RZ/Five Group
1. Overview
R01DS0488EJ0110 Rev.1.10
Page 6 of 65
Jun 30, 2025
1.1.7
Timer
Item
Description
Multi-function Timer Pulse Unit 3
(MTU3a)
[RZ/Five]
● 9 channels (16 bits × 8 channels, 32 bits × 1 channel)
● Module clock frequency (P0ϕ): 100 MHz
● Maximum 28 lines of pulse inputs/outputs and 3 lines of pulse inputs
● 14 types of count clocks selectable
● Input capture function
● 39 outputs compare and input capture registers
● Counter clear operation (Simultaneous counter clearing by Compare match or Input capture is
available)
● Simultaneous writing to multiple timer counters (TCNT)
● Synchronous input/output of each register due to synchronous operation of the counter
● Buffered operation
● Cascade-connected operation
● 43 types of interrupt sources
● Automatic transfer of register data
● Pulse output modes
Toggle, PWM, complementary PWM, and reset-synchronized PWM modes
● Synchronization of multiple counters
● Phase counting mode
– 16-bit mode (channel 1 and 2)
– 32-bit mode (channel 1 and 2)
● Counter function of dead time compensation
● Digital filter functions for the input capture and external count clock pin
Port Output Enable 3
(POE3)
[RZ/Five]
● Control of the high-impedance state of the MTU3a waveform output pins
● Activation with four input pins
● Activation on detection of short-circuited outputs
● Activation by register write
● Additional programming of output control target pins is possible.
Watchdog Timer
(WDT)
[RZ/Five]
● 1 channel
● A counter overflow can reset the LSI
● CPU parity error can reset the LSI
General Timer
(GTM)
[RZ/Five]
● 32 bits × 3 channels
● Two operating modes
– Interval timer mode
– Free-running comparison mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com