Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XM33C321ASPZR Datasheet(PDF) 60 Page - Texas Instruments

Part # XM33C321ASPZR
Description  MSPM33C321x Mixed-Signal Microcontrollers
PDF  122 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

XM33C321ASPZR Datasheet(HTML) 60 Page - Texas Instruments

Back Button XM33C321ASPZR Datasheet HTML 56Page - Texas Instruments XM33C321ASPZR Datasheet HTML 57Page - Texas Instruments XM33C321ASPZR Datasheet HTML 58Page - Texas Instruments XM33C321ASPZR Datasheet HTML 59Page - Texas Instruments XM33C321ASPZR Datasheet HTML 60Page - Texas Instruments XM33C321ASPZR Datasheet HTML 61Page - Texas Instruments XM33C321ASPZR Datasheet HTML 62Page - Texas Instruments XM33C321ASPZR Datasheet HTML 63Page - Texas Instruments XM33C321ASPZR Datasheet HTML 64Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 122 page
background image
over operating free-air temperature range (unless otherwise noted)
PARAMETERS
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tSU.WCLK
Word Clock input setup time
10
ns
tHOLD:WCLK
Word Clock input hold time
1
ns
tVALID:ADx
Data output valid time
VDD ≥ 2.7V, Transmitter mode
18
ns
VDD ≥ 1.71V, Transmitter mode
24.5
ns
tHOLD:ADx
Data output hold time
Transmitter mode
3
ns
tSU.ADx
Data input setup time
Receiver mode
6.5
ns
tHOLD.ADx
Data input hold time
Receiver mode
1.5
ns
7.10.6.2 I2S/TDM Timing Diagram
tVALID:WCLK
tHOLD:WCLK
tVALID:ADx
tHOLD:ADx
tSU:ADx
tHOLD:ADx
BCLK
WCLK
Transmit ADx
Receive ADx
tVALID:WCLK
tHOLD:WCLK
tVALID:ADx
tHOLD:ADx
tSU:ADx
tHOLD:ADx
BCLK
WCLK
Transmit ADx
Receive ADx
Controller Mode, SMPL_EDGE = 1
Controller Mode, SMPL_EDGE = 0
Figure 7-7. I2S/TDM Timing Diagram - Controller Mode
tSU:WCLK
tHOLD:WCLK
tVALID:ADx
tHOLD:ADx
tSU:ADx
tHOLD:ADx
BCLK
WCLK
Transmit ADx
Receive ADx
tSU:WCLK
tHOLD:WCLK
tVALID:ADx
tHOLD:ADx
tSU:ADx
tHOLD:ADx
BCLK
WCLK
Transmit ADx
Receive ADx
Target Mode, SMPL_EDGE = 1
Target Mode, SMPL_EDGE = 0
Figure 7-8. I2S/TDM Timing Diagram - Target Mode
7.11 Digital IO
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER
TEST CONDITIONS(1)
MIN
TYP
MAX
UNIT
Electrical Characteristics
VIH
High level input voltage
All I/O except
Reset
0.7*VDD
VDD+0.3
V
Reset pin
0.85*VDD
VDD+0.3
V
VIL
Low level input voltage
All I/O except
Reset
-0.3
0.3*VDD
Reset pin
-0.3
0.15*VDD
VHYS
Hysteresis
All I/O except
Reset
0.1*VDD
Reset pin
0.3*VDD
Ilkg
High-Z leakage current(2)(3)
SDIO
200(4)
nA
HSIO
200(4)
nA
HDIO
280(4)
nA
RPU
Pull up resistance
40
kΩ
RPD
Pull down resistance
40
kΩ
MSPM33C321A, MSPM33C3219
SLASFB6A – DECEMBER 2025 – REVISED SEPTEMBER 2026
www.ti.com
60
Submit Document Feedback
Copyright © 2026 Texas Instruments Incorporated
Product Folder Links: MSPM33C321A MSPM33C3219



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com