Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SH7721 Datasheet(PDF) 88 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 88 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 84Page - Renesas Technology Corp SH7721 Datasheet HTML 85Page - Renesas Technology Corp SH7721 Datasheet HTML 86Page - Renesas Technology Corp SH7721 Datasheet HTML 87Page - Renesas Technology Corp SH7721 Datasheet HTML 88Page - Renesas Technology Corp SH7721 Datasheet HTML 89Page - Renesas Technology Corp SH7721 Datasheet HTML 90Page - Renesas Technology Corp SH7721 Datasheet HTML 91Page - Renesas Technology Corp SH7721 Datasheet HTML 92Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 1524 page
background image
Section 1
Overview
Rev. 3.00
Jan. 18, 2008
Page 26 of 1458
REJ09B0033-0300
Classification
Symbol
I/O
Name
Function
XTAL
O
Crystal
For connection to a crystal
resonator.
Clock
CKIO
I/O
System clock
Used as a pin to input external
clock or output clock.
Operating mode
control
MD5 to MD0
I
Mode set
Sets the operating mode. Do not
change values on these pins
during operation.
MD2 to MD0 set the clock mode,
MD3 and MD4 set the bus width of
area 0 and MD5 sets the endian.
RESETP
I
Power-on reset
When low, the system enters the
power-on reset state.
RESETM
I
Manual reset
When low, the system enters the
manual reset state.
STATUS1,
STATUS0
O
Status output
Indicates the operating state.
BREQ
I
Bus request
Low when an external device
requests the release of the bus
mastership.
BACK
O
Bus request
acknowledge
Indicates that the bus mastership
has been released to an external
device. Reception of the
BACK
signal informs the device which
has output the
BREQ signal that it
has acquired the bus.
System control
CA
I
Chip active
High in normal operation, and low
in hardware standby mode.
NMI
I
Non-maskable
interrupt
Non-maskable interrupt request
pin. Fix to high level when not in
use.
IRQ5 to IRQ0
I
Interrupt
requests 5 to 0
Maskable interrupt request pins.
Selectable as level input or edge
input. The rising edge or falling
edge is selectable as the detection
edge. The low level or high level is
selectable as the detection level.
Interrupts
IRL3 to IRL0
I
Interrupt
requests 3 to 0
Maskable interrupt request pin.
Input a coded interrupt level.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com