Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

PCA85133U/2DA/Q1 Datasheet(PDF) 31 Page - NXP Semiconductors

Part # PCA85133U/2DA/Q1
Description  Universal LCD driver for low multiplex rates
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA85133U/2DA/Q1 Datasheet(HTML) 31 Page - NXP Semiconductors

Back Button PCA85133U/2DA/Q1 Datasheet HTML 27Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 28Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 29Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 30Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 31Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 32Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 33Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 34Page - NXP Semiconductors PCA85133U/2DA/Q1 Datasheet HTML 35Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 44 page
background image
PCA85133_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 1 — 23 October 2009
31 of 44
NXP Semiconductors
PCA85133
Universal LCD driver for low multiplex rates
For display sizes that are not multiple of 320 elements, a mixed cascaded system can be
considered containing only devices like PCA85133 and PCA85132. Depending on the
application, one must take care of the software command and pin connection
compatibility.
Only one master but multiple slaves are allowed in a cascade. No external clock should be
used; the slaves get the clock from the master.
The SYNC line is provided to maintain the correct synchronization between all cascaded
PCA85133. This synchronization is guaranteed after the power-on reset. The only time
that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in
adverse electrical environments or by the definition of a multiplex drive mode when
PCA85133 with different SA0 levels are cascaded).
SYNC is organized as an input/output pin; The output selection is realized as an
open-drain driver with an internal pull-up resistor. A PCA85133 asserts the SYNC line at
the onset of its last active backplane signal and monitors the SYNC line at all other times.
If synchronization in the cascade is lost, it is restored by the first PCA85133 to assert
SYNC. The timing relationships between the backplane waveforms and the SYNC signal
for the various drive modes of the PCA85133 are shown in Figure 21.
(1) Is master (OSC connected to VSS).
(2) Is slave (OSC connected to VDD).
Fig 20. Cascaded PCA85133 configuration
HOST
MICRO-
PROCESSOR/
MICRO-
CONTROLLER
SDA
SCL
CLK
OSC
SYNC
4 backplanes
80 segment drives
LCD PANEL
(up to 5120
elements)
PCA85133
(1)
A0
A1
A2
SA0
VSS
VSS
VSS
VDD
VDD
VLCD
VLCD
VLCD
013aaa047
SDA
SDAACK
SDAACK
SCL
SYNC
CLK
OSC
FF
FF
BP0 to BP3
(open-circuit)
A0
A1
A2
SA0
PCA85133
(2)
BP0 to BP3
R
tr
2Cb
≤
VDD
80 segment drives



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com