R5F3640ECNFB datasheet(83/91 Pages) RENESAS

83 / 91 page

R01DS0016EJ0100 Rev.1.00

Page 83 of 88

Feb 07, 2011

M16C/64C Group

5. Electrical Characteristics

Figure 5.28

Timing Diagram

BCLK

CSi

ADi

ALE

30ns(max.)

0ns(min.)

Hi-Z

DBi

0ns(min.)

BHE

Read timing

Memory Expansion Mode and Microprocessor Mode

(in no wait state setting)

30ns(max.)

0ns(min.)

BCLK

CSi

ADi

ALE

BHE

DBi

Write timing

Hi-Z

f(BCLK)

= V

= 3V

CC1

CC2

25ns(max.)

th(BCLK-CS)

tcyc

th(BCLK-AD)

0ns(min.)

td(BCLK-AD)

td(BCLK-ALE)

-4ns(min.)

th(RD-AD)

0ns(min.)

td(BCLK-RD)

th(BCLK-RD)

0ns(min.)

tac1(RD-DB)

(0.5 × t

-60)ns(max.)

cyc

tsu(DB-RD)

th(RD-DB)

th(BCLK-ALE)

30ns(max.)

td(BCLK-CS)

30ns(max.)

td(BCLK-CS)

30ns(max.)

0ns(min.)

th(BCLK-CS)

tcyc

30ns(max.)

0ns(min.)

25ns(max.)

td(BCLK-ALE)

-4ns(min.)

th(BCLK-ALE)

td(BCLK-AD)

th(BCLK-AD)

th(WR-AD)

(0.5 × t

-15)ns(min.)

cyc

td(BCLK-WR)

th(BCLK-WR)

td(DB-WR)

(0.5 × t

-40)ns(min.)

cyc

th(WR-DB)

(0.5 × t

-25)ns(min.)

cyc

40ns(max.)

Measuring conditions

= V

= 3V

CC1

CC2

Input timing voltage: V = 0.6 V, V

= 2.4 V

Output timing voltage: V

= 1.5 V, V

= 1.5 V

60ns(min.)

WR, WRL,

WRH

td(BCLK-DB)

R5F3640ECNFB Datasheet(PDF) 83 Page - Renesas Technology Corp

R5F3640ECNFB Datasheet(HTML) 83 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL