Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

SM89516B Datasheet(PDF) 26 Page - SyncMOS Technologies,Inc

Part # SM89516B
Description  On-chip 768 bytes expanded RAM
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SYNCMOS [SyncMOS Technologies,Inc]
Direct Link  http://www.syncmos.com.tw
Logo SYNCMOS - SyncMOS Technologies,Inc

SM89516B Datasheet(HTML) 26 Page - SyncMOS Technologies,Inc

Back Button SM89516B Datasheet HTML 22Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 23Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 24Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 25Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 26Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 27Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 28Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 29Page - SyncMOS Technologies,Inc SM89516B Datasheet HTML 30Page - SyncMOS Technologies,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 49 page
background image
SM89516B
8-Bit Micro-controller
64KB Flash
& 1KB RAM embedded
Specifications subject to change without notice contact your sales representatives for the most recent information.
ISSFD-M087
Ver D SM89516B 08/07/2015
- 26 -
1
1
Mode3
If Timer 1 M1 and M0 bits are set to 1, Timer 1
stops. If Timer 0 M1 and M0 bits are set to 1,
Timer 0 acts as two independent 8 bit timers /
counters.
6.2
Timer/counter control register (TCON)
Mnemonic: TCON
Address: 88h
7
6
5
4
3
2
1
0
Reset
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
00h
TF1: Timer 1 overflow flag set by hardware when Timer 1 overflows. This flag can
be cleared by software and is automatically cleared when interrupt is
processed.
TR1: Timer 1 Run control bit. If cleared, Timer 1 stops.
TF0: Timer 0 overflow flag set by hardware when Timer 0 overflows. This flag can
be cleared by software and is automatically cleared when interrupt is
processed.
TR0: Timer 0 Run control bit. If cleared, Timer 0 stops.
IE1: Interrupt 1 edge flag. Set by hardware, when falling edge on external pin
INT1 is observed. Cleared when interrupt is processed.
IT1: Interrupt 1 type control bit. Selects falling edge or low level on input pin to
cause interrupt. IT1=1, interrupt 1 select falling edge trigger. IT1=0, interrupt1
select low level trigger.
IE0: Interrupt 0 edge flag. Set by hardware, when falling edge on external pin
INT0 is observed. Cleared when interrupt is processed.
IT0: Interrupt 0 type control bit. Selects falling edge or low level on input pin to
cause interrupt. IT0=1, interrupt 0 select falling edge trigger. IT0=0, interrupt
0 select low level trigger.
6.3
Mode 0 (13-bit Counter/Timer)
The timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the timer
interrupt flag TFx. The counted input is enabled to the timer when TRx = 1 and either GATE=0 or INTx = 1. Mode 0
operation is the same for Timer0 and Timer1.
Fig. 6-1: Mode 0 -13 bit Timer / counter operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com