Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MB9B360R Datasheet(PDF) 154 Page - Cypress Semiconductor

Part # MB9B360R
Description  32-Bit ARM짰 Cortex짰 - M4F FM4 Microcontroller
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB9B360R Datasheet(HTML) 154 Page - Cypress Semiconductor

Back Button MB9B360R Datasheet HTML 150Page - Cypress Semiconductor MB9B360R Datasheet HTML 151Page - Cypress Semiconductor MB9B360R Datasheet HTML 152Page - Cypress Semiconductor MB9B360R Datasheet HTML 153Page - Cypress Semiconductor MB9B360R Datasheet HTML 154Page - Cypress Semiconductor MB9B360R Datasheet HTML 155Page - Cypress Semiconductor MB9B360R Datasheet HTML 156Page - Cypress Semiconductor MB9B360R Datasheet HTML 157Page - Cypress Semiconductor MB9B360R Datasheet HTML 158Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 166 page
background image
Document Number: 002-04872 Rev.*A
Page 154 of 166
MB9B360R Series
Example of standby recovery operation (when in internal resource reset recovery*)
Internal
Resource RST
Trcnt
Internal RST
CPU
Operation
Start
RST Active
Release
*: Depending on the standby mode, the reset issue from the internal resource is not included in the recovery cause.
Notes:
• The return factor is different in each Low-Power consumption modes.
• See “Chapter: Low Power Consumption Mode” and “Operations of Standby Modes” in FM4 Family Peripheral Manual.
The time during the power-on reset/low-voltage detection reset is exclude
d to the recovery source. See “12.4.8.Power-on
Reset Timing
” in “12.4. AC Characteristics” in “12.Electrical Characteristics” for the detail on the time during the power-on
reset/low-voltage detection reset.
• When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is
necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
• The internal resource reset means the watchdog reset and the CSV reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com