Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

TMS320C6745DPTP3 Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320C6745DPTP3
Description  Fixed- and Floating-Point Digital Signal Processor
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320C6745DPTP3 Datasheet(HTML) 2 Page - Texas Instruments

  TMS320C6745DPTP3 Datasheet HTML 1Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 2Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 3Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 4Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 5Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 6Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 7Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 8Page - Texas Instruments TMS320C6745DPTP3 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 227 page
background image
TMS320C6745, TMS320C6747
SPRS377F – SEPTEMBER 2008 – REVISED JUNE 2014
www.ti.com
•
PRUSS can be Disabled via Software to
– RMII Media-Independent Interface
Save Power
– Management Data I/O (MDIO) Module
– Standard Power-Management Mechanism
• Real-Time Clock with 32-kHz Oscillator and
Separate Power Rail (TMS320C6747 Only)
•
Clock Gating
• One 64-Bit General-Purpose Timer (Configurable
•
Entire Subsystem Under a Single PSC Clock
as Two 32-Bit Timers)
Gating Domain
• One 64-Bit General-Purpose Watchdog Timer
– Dedicated Interrupt Controller
(Configurable as Two 32-Bit General-Purpose
– Dedicated Switched Central Resource
Timers)
• USB 1.1 OHCI (Host) with Integrated PHY (USB1)
• Three Enhanced Pulse Width Modulators
(TMS320C6747 Only)
(eHRPWMs):
• USB 2.0 OTG Port with Integrated PHY (USB0)
– Dedicated 16-Bit Time-Base Counter with
– USB 2.0 High- and Full-Speed Client
Period and Frequency Control
(TMS320C6747)
– 6 Single Edge, 6 Dual Edge Symmetric, or 3
– USB 2.0 Full-Speed Client (TMS320C6745)
Dual Edge Asymmetric Outputs
– USB 2.0 High-, Full-, and Low-Speed Host
– Dead-Band Generation
(TMS320C6747)
– PWM Chopping by High-Frequency Carrier
– USB 2.0 Full- and Low-Speed Host
– Trip Zone Input
(TMS320C6745)
• Three 32-Bit Enhanced Capture (eCAP) Modules:
– High-Speed Functionality Available on
– Configurable as 3 Capture Inputs or 3 Auxiliary
TMS320C6747 Device Only
Pulse Width Modulator (APWM) Outputs
– End Point 0 (Control)
– Single-Shot Capture of up to Four Event Time-
– End Points 1,2,3,4 (Control, Bulk, Interrupt or
Stamps
ISOC) RX and TX
• Two 32-Bit Enhanced Quadrature Encoder Pulse
• Three Multichannel Audio Serial Ports (McASPs):
(eQEP) Modules
– TMS320C6747 Supports 3 McASPs
• TMS320C6747 Device:
– TMS320C6745 Supports 2 McASPs
– 256-Ball Pb-Free Plastic Ball Grid Array (PBGA)
– Six Clock Zones and 28 Serial Data Pins
[ZKB Suffix], 1.0-mm Ball Pitch
– Supports TDM, I2S, and Similar Formats
• TMS320C6745 Device:
– DIT-Capable (McASP2)
– 176-pin PowerPAD™ Plastic Quad Flat Pack
– FIFO Buffers for Transmit and Receive
[PTP suffix], 0.5-mm Pin Pitch
• 10/100 Mbps Ethernet MAC (EMAC):
• Commercial, Industrial, Extended, or Automotive
– IEEE 802.3 Compliant (3.3-V I/O Only)
Temperature
1.2
Applications
•
A/V Receivers
•
Home Theatre Systems
•
Automotive Amplifiers
•
Professional Audio
•
Soundbars
•
Network Streaming Audio
1.3
Description
The TMS320C6745/6747 device is a low-power digital signal processor based on a TMS320C674x DSP
core. It consumes significantly lower power than other members of the TMS320C6000™ platform of
DSPs.
The TMS320C6745/6747 device enables original-equipment manufacturers (OEMs) and original-design
manufacturers (ODMs) to quickly bring to market devices featuring high processing performance .
The TMS320C6745/6747 DSP core uses a two-level cache-based architecture. The Level 1 program
cache (L1P) is a 32-KB direct mapped cache and the Level 1 data cache (L1D) is a 32-KB 2-way set-
associative cache. The Level 2 program cache (L2P) consists of a 256-KB memory space that is shared
between program and data space. L2 memory can be configured as mapped memory, cache, or
combinations of the two. Although the DSP L2 is accessible by other hosts in the system, an additional
128KB of RAM shared memory (TMS320C6747 only) is available for use by other hosts without affecting
DSP performance.
2
TMS320C6745, TMS320C6747 Fixed- and Floating-Point Digital Signal
Copyright © 2008–2014, Texas Instruments Incorporated
Processor
Submit Documentation Feedback
Product Folder Links: TMS320C6745 TMS320C6747



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com