| Electronic Components Datasheet Search |
|
TMS320C6745DPTP3 Datasheet(PDF) 43 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320C6745DPTP3 Datasheet(HTML) 43 Page - Texas Instruments |
|
43 / 227 page ![]() TMS320C6745, TMS320C6747 www.ti.com SPRS377F – SEPTEMBER 2008 – REVISED JUNE 2014 Table 3-20. Multichannel Audio Serial Ports (McASPs) Terminal Functions (continued) PIN NO SIGNAL NAME TYPE(1) PULL(2) MUXED DESCRIPTION PTP ZKB McASP1 AXR1[11]/GP5[11] 6 T4 I/O IPU AXR1[10]/GP5[10] 4 N3 I/O IPU GPIO AXR1[9]/GP4[9] - M1 I/O IPD eHRPWM1 A, AXR1[8]/EPWM1A/GP4[8] 168 M2 I/O IPD GPIO eHRPWM1 B, AXR1[7]/EPWM1B/GP4[7] 169 M3 I/O IPD GPIO eHRPWM2 A, McASP1 serial AXR1[6]/EPWM2A/GP4[6] 170 M4 I/O IPD GPIO data eHRPWM2 B, AXR1[5]/EPWM2B/GP4[5] 171 N1 I/O IPD GPIO AXR1[4]/EQEP1B/GP4[4] 173 N2 I/O IPD eQEP, GPIO AXR1[3]/EQEP1A/GP4[3] 174 P1 I/O IPD AXR1[2]/GP4[2] 175 P2 I/O IPD AXR1[1]/GP4[1] 176 R2 I/O IPD GPIO AXR1[0]/GP4[0] 1 T3 I/O IPD McASP1 eHRPWM0, AHCLKX1/EPWM0B/GP3[14] 160 K2 I/O IPD transmit master GPIO clock McASP1 eHRPWM0, ACLKX1/EPWM0A/GP3[15] 162 K3 I/O IPD transmit bit GPIO clock McASP1 eHRPWM0, AFSX1/EPWMSYNCI/EPWMSYNCO/GP4[10] 163 K4 I/O IPD transmit frame GPIO sync McASP1 receive AHCLKR1/GP4[11] - L1 I/O IPD GPIO master clock McASP1 receive ACLKR1/ECAP2/APWM2/GP4[12] 165 L2 I/O IPD eCAP2, GPIO bit clock McASP1 receive AFSR1/GP4[13] 166 L3 I/O IPD GPIO frame sync eHRPWM0, eHRPWM1, McASP1 mute AMUTE1/EPWMTZ/GP4[14] 132 D4 O IPD eHRPWM2, output GPIO McASP2 AXR0[0]/RMII_TXD[0]/AFSR2/GP3[0] - B8 I/O IPD AXR0[2]/RMII_TXEN/AXR2[3]/GP3[2] - D8 I/O IPD McASP0, EMAC, GPIO AXR0[3]/RMII_CRS_DV/AXR2[2]/GP3[3] - A7 I/O IPD McASP2 serial data AXR0[4]/RMII_RXD[0]/AXR2[1]/GP3[4] - B7 I/O IPD McASP0, AXR0[11]/AXR2[0]/GP3[11] - A5 I/O IPD GPIO McASP2 AHCLKX0/AHCLKX2/USB_REFCLKIN/GP2[11] - B5 I/O IPD transmit master clock McASP0, USB, GPIO McASP2 AXR0[1]/RMII_TXD[1]/ACLKX2/GP3[1] - C8 I/O IPD transmit bit clock McASP2 McASP0, AXR0[5]/RMII_RXD[1]/AFSX2/GP3[5] - C7 I/O IPD transmit frame EMAC, GPIO sync McASP2 receive EMA_CLK/OBSCLK/AHCLKR2/GP1[15] - R12 I/O IPU EMIFA, GPIO master clock Copyright © 2008–2014, Texas Instruments Incorporated Device Overview 43 Submit Documentation Feedback Product Folder Links: TMS320C6745 TMS320C6747 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |