| Electronic Components Datasheet Search |
|
TMS320C6745DPTP3 Datasheet(PDF) 10 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320C6745DPTP3 Datasheet(HTML) 10 Page - Texas Instruments |
|
10 / 227 page ![]() Instruction Fetch C674x Fixed/Floating Point CPU Register File A Register File B Cache Control Memory Protect Bandwidth Mgmt L1P 256 Cache Control Memory Protect Bandwidth Mgmt L1D 64 64 8 x 32 32K Bytes L1D RAM/ Cache 32K Bytes L1P RAM/ Cache 256 Cache Control Memory Protect Bandwidth Mgmt L2 256K Bytes L2 RAM 256 Boot ROM 256 CFG MDMA SDMA EMC Power Down Interrupt Controller IDMA 256 256 256 256 256 64 High Performance Switch Fabric 64 64 64 Configuration Peripherals Bus 32 TMS320C6745, TMS320C6747 SPRS377F – SEPTEMBER 2008 – REVISED JUNE 2014 www.ti.com 3.3 DSP Subsystem The DSP Subsystem includes the following features: • C674x DSP CPU • 32KB L1 Program (L1P)/Cache (up to 32KB) • 32KB L1 Data (L1D)/Cache (up to 32KB) • 256KB Unified Mapped RAM/Cache (L2) • Boot ROM (cannot be used for application code) • Little endian Figure 3-1. C674x Megamodule Block Diagram 10 Device Overview Copyright © 2008–2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: TMS320C6745 TMS320C6747 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |