 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MT9072AB Datasheet(PDF) 6 Page - Zarlink Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
MT9072AB Datasheet(HTML) 6 Page - Zarlink Semiconductor Inc |
|
|
6 / 275 page  MT9072 Data Sheet 6 Zarlink Semiconductor Inc. Framing Algorithm T1/J1 Mode E1 Mode • Synchronizes with D4 or ESF protocols • Supports T1DM synchronization with the D4 pattern and timeslot 24 T1DM Sychronization bytes • Framing circuit is off-line • Transparent transmit and receive mode • In D4 mode Fs bits can be optionally cross checked with the Ft bits • The start of the ESF multiframe can be determined by the following methods: •Free-run • Software reset • Synchronized to the incoming multiframe • An automatic reframe is initiated if the framing bit error density exceeds the programmed threshold • In transparent mode no reframing is forced by the device • Software can force a reframe at any time • In ESF mode the CRC-6 bits can be optionally confirmed before forcing a new frame alignment • During a reframe the signaling bits are frozen, and error counting for Ft, Fs, ESF framing pattern and CRC-6 bits is suspended • If J1 CRC-6 is selected the Fs bits are included in the CRC-6 calculation • J1-CRC-6 and J1-Yellow Alarm can be independently selected • Supports Robbed Bit Signaling • Optional forced ones insertion • Three distinct and independent E1 framing algorithms 1. Basic frame alignment 2. Signaling multiframe alignment 3. CRC-4 multiframe alignment • Transparent receive mode • Transparent transmit mode • Optional automatic interworking between interfaces with and without CRC-4 processing capabilities is supported • An automatic reframe is forced if 3 consecutive frame alignment patterns or three consecutive non-frame alignment bits are received in error • In receive transparent mode no reframing is forced by the device • Software can force a reframe at any time • Software can force a multiframe reframe at any time • E-bits can optionally be set to zero or one until CRC synchronization is achieved • Optional automatic RAI • Supports CAS multiframing • Optional automatic Y-bit to indicate CAS multiframe alignment |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
